1 //*---------------------------------------------------------------------------
\r
2 //* ATMEL Microcontroller Software Support - ROUSSET -
\r
3 //*---------------------------------------------------------------------------
\r
4 //* The software is delivered "AS IS" without warranty or condition of any
\r
5 //* kind, either express, implied or statutory. This includes without
\r
6 //* limitation any warranty or condition with respect to merchantability or
\r
7 //* fitness for any particular purpose, or against the infringements of
\r
8 //* intellectual property rights of others.
\r
9 //*-----------------------------------------------------------------------------
\r
10 //* File Name : pio.h
\r
11 //* Object : Parallel I/O Definition File
\r
12 //* Translator : ARM Software Development Toolkit V2.11a
\r
14 //* 1.0 20/10/97 JCZ : Creation
\r
15 //* 2.0 21/10/98 JCZ : Clean up
\r
16 //*---------------------------------------------------------------------------
\r
21 /*---------------------------------------------*/
\r
22 /* Parallel I/O Interface Structure Definition */
\r
23 /*---------------------------------------------*/
\r
27 at91_reg PIO_PER ; /* PIO Enable Register */
\r
28 at91_reg PIO_PDR ; /* PIO Disable Register */
\r
29 at91_reg PIO_PSR ; /* PIO Status Register */
\r
30 at91_reg Reserved0 ;
\r
31 at91_reg PIO_OER ; /* Output Enable Register */
\r
32 at91_reg PIO_ODR ; /* Output Disable Register */
\r
33 at91_reg PIO_OSR ; /* Output Status Register */
\r
34 at91_reg Reserved1 ;
\r
35 at91_reg PIO_IFER ; /* Input Filter Enable Register */
\r
36 at91_reg PIO_IFDR ; /* Input Filter Disable Register */
\r
37 at91_reg PIO_IFSR ; /* Input Filter Status Register */
\r
38 at91_reg Reserved2 ;
\r
39 at91_reg PIO_SODR ; /* Set Output Data Register */
\r
40 at91_reg PIO_CODR ; /* Clear Output Data Register */
\r
41 at91_reg PIO_ODSR ; /* Output Data Status Register */
\r
42 at91_reg PIO_PDSR ; /* Pin Data Status Register */
\r
43 at91_reg PIO_IER ; /* Interrupt Enable Register */
\r
44 at91_reg PIO_IDR ; /* Interrupt Disable Register */
\r
45 at91_reg PIO_IMR ; /* Interrupt Mask Register */
\r
46 at91_reg PIO_ISR ; /* Interrupt Status Register */
\r
49 /*-----------------------------*/
\r
50 /* PIO Handler type definition */
\r
51 /*-----------------------------*/
\r
53 //typedef void (*TypePIOHandler) ( StructPIO *pio_pt, u_int pio_mask ) ;
\r
55 /*--------------------------------*/
\r
56 /* Device Dependancies Definition */
\r
57 /*--------------------------------*/
\r
59 /* Number of PIO Controller */
\r
60 #define NB_PIO_CTRL 1
\r
62 #define PIO_BASE ((StructPIO *) 0xFFFF0000 )
\r
63 /* Number of PIO Lines */
\r
66 /* Parallel I/O Bits Definition */
\r
100 /* PIO Multiplexing Definition */
\r
102 /* There is only one PIO Controller */
\r
105 #define PIO_TC0 PIO_CTRL
\r
109 #define PIN_TC0 (TIOA0|TIOB0|TCLK0)
\r
111 #define PIO_TC1 PIO_CTRL
\r
115 #define PIN_TC1 (TIOA1|TIOB1|TCLK1)
\r
117 #define PIO_TC2 PIO_CTRL
\r
121 #define PIN_TC2 (TIOA2|TIOB2|TCLK2)
\r
123 #define PIO_EXT_IRQ PIO_CTRL
\r
124 #define PIN_IRQ0 P9
\r
125 #define PIN_IRQ1 P10
\r
126 #define PIN_IRQ2 P11
\r
127 #define PIN_FIQ P12
\r
129 #define PIO_USART0 PIO_CTRL
\r
133 #define PIN_USART0 (SCK0|TXD0|RXD0)
\r
135 #define PIO_USART1 PIO_CTRL
\r
139 #define PIN_USART1 (SCK1|TXD1|RXD1)
\r