2 FreeRTOS.org V4.5.0 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
37 BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER FOR USART0.
\r
39 This file contains all the serial port components that can be compiled to
\r
40 either ARM or THUMB mode. Components that must be compiled to ARM mode are
\r
41 contained in serialISR.c.
\r
44 /* Standard includes. */
\r
47 /* Scheduler includes. */
\r
48 #include "FreeRTOS.h"
\r
52 /* Demo application includes. */
\r
54 #include "AT91R40008.h"
\r
59 /*-----------------------------------------------------------*/
\r
61 /* Constants to setup and access the UART. */
\r
62 #define portUSART0_AIC_CHANNEL ( ( unsigned portLONG ) 2 )
\r
64 #define serINVALID_QUEUE ( ( xQueueHandle ) 0 )
\r
65 #define serHANDLE ( ( xComPortHandle ) 1 )
\r
66 #define serNO_BLOCK ( ( portTickType ) 0 )
\r
68 /*-----------------------------------------------------------*/
\r
70 /* Queues used to hold received characters, and characters waiting to be
\r
72 static xQueueHandle xRxedChars;
\r
73 static xQueueHandle xCharsForTx;
\r
75 /*-----------------------------------------------------------*/
\r
78 * The queues are created in serialISR.c as they are used from the ISR.
\r
79 * Obtain references to the queues and THRE Empty flag.
\r
81 extern void vSerialISRCreateQueues( unsigned portBASE_TYPE uxQueueLength, xQueueHandle *pxRxedChars, xQueueHandle *pxCharsForTx );
\r
83 /*-----------------------------------------------------------*/
\r
85 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
87 unsigned portLONG ulSpeed;
\r
88 unsigned portLONG ulCD;
\r
89 xComPortHandle xReturn = serHANDLE;
\r
90 extern void ( vUART_ISR )( void );
\r
92 /* The queues are used in the serial ISR routine, so are created from
\r
93 serialISR.c (which is always compiled to ARM mode. */
\r
94 vSerialISRCreateQueues( uxQueueLength, &xRxedChars, &xCharsForTx );
\r
97 ( xRxedChars != serINVALID_QUEUE ) &&
\r
98 ( xCharsForTx != serINVALID_QUEUE ) &&
\r
99 ( ulWantedBaud != ( unsigned portLONG ) 0 )
\r
102 portENTER_CRITICAL();
\r
104 /* Enable clock to USART0... */
\r
105 AT91C_BASE_PS->PS_PCER = AT91C_PS_US0;
\r
107 /* Disable all USART0 interrupt sources to begin... */
\r
108 AT91C_BASE_US0->US_IDR = 0xFFFFFFFF;
\r
110 /* Reset various status bits (just in case)... */
\r
111 AT91C_BASE_US0->US_CR = US_RSTSTA;
\r
113 AT91C_BASE_PIO->PIO_PDR = TXD0 | RXD0; /* Enable RXD and TXD pins */
\r
114 AT91C_BASE_US0->US_CR = US_RSTRX | US_RSTTX | US_RXDIS | US_TXDIS;
\r
116 /* Clear Transmit and Receive Counters */
\r
117 AT91C_BASE_US0->US_RCR = 0;
\r
118 AT91C_BASE_US0->US_TCR = 0;
\r
120 /* Input clock to baud rate generator is MCK */
\r
121 ulSpeed = configCPU_CLOCK_HZ * 10;
\r
122 ulSpeed = ulSpeed / 16;
\r
123 ulSpeed = ulSpeed / ulWantedBaud;
\r
125 /* compute the error */
\r
126 ulCD = ulSpeed / 10;
\r
127 if ((ulSpeed - (ulCD * 10)) >= 5)
\r
130 /* Define the baud rate divisor register */
\r
131 AT91C_BASE_US0->US_BRGR = ulCD;
\r
133 /* Define the USART mode */
\r
134 AT91C_BASE_US0->US_MR = US_CLKS_MCK | US_CHRL_8 | US_PAR_NO | US_NBSTOP_1 | US_CHMODE_NORMAL;
\r
136 /* Write the Timeguard Register */
\r
137 AT91C_BASE_US0->US_TTGR = 0;
\r
139 /* Setup the interrupt for USART0.
\r
141 Store interrupt handler function address in USART0 vector register... */
\r
142 AT91C_BASE_AIC->AIC_SVR[ portUSART0_AIC_CHANNEL ] = (unsigned long)vUART_ISR;
\r
144 /* USART0 interrupt level-sensitive, priority 1... */
\r
145 AT91C_BASE_AIC->AIC_SMR[ portUSART0_AIC_CHANNEL ] = AIC_SRCTYPE_INT_LEVEL_SENSITIVE | 1;
\r
147 /* Clear some pending USART0 interrupts (just in case)... */
\r
148 AT91C_BASE_US0->US_CR = US_RSTSTA;
\r
150 /* Enable USART0 interrupt sources (but not Tx for now)... */
\r
151 AT91C_BASE_US0->US_IER = US_RXRDY;
\r
153 /* Enable USART0 interrupts in the AIC... */
\r
154 AT91C_BASE_AIC->AIC_IECR = ( 1 << portUSART0_AIC_CHANNEL );
\r
156 /* Enable receiver and transmitter... */
\r
157 AT91C_BASE_US0->US_CR = US_RXEN | US_TXEN;
\r
159 portEXIT_CRITICAL();
\r
163 xReturn = ( xComPortHandle ) 0;
\r
168 /*-----------------------------------------------------------*/
\r
170 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
172 /* The port handle is not required as this driver only supports UART0. */
\r
175 /* Get the next character from the buffer. Return false if no characters
\r
176 are available, or arrive before xBlockTime expires. */
\r
177 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
186 /*-----------------------------------------------------------*/
\r
188 void vSerialPutString( xComPortHandle pxPort, const signed portCHAR * const pcString, unsigned portSHORT usStringLength )
\r
190 signed portCHAR *pxNext;
\r
192 /* NOTE: This implementation does not handle the queue being full as no
\r
193 block time is used! */
\r
195 /* The port handle is not required as this driver only supports UART0. */
\r
198 /* Send each character in the string, one at a time. */
\r
199 pxNext = ( signed portCHAR * ) pcString;
\r
202 xSerialPutChar( pxPort, *pxNext, serNO_BLOCK );
\r
206 /*-----------------------------------------------------------*/
\r
208 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
210 /* Place the character in the queue of characters to be transmitted. */
\r
211 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
\r
216 /* Turn on the Tx interrupt so the ISR will remove the character from the
\r
217 queue and send it. This does not need to be in a critical section as
\r
218 if the interrupt has already removed the character the next interrupt
\r
219 will simply turn off the Tx interrupt again. */
\r
220 AT91C_BASE_US0->US_IER = US_TXRDY;
\r
224 /*-----------------------------------------------------------*/
\r
226 void vSerialClose( xComPortHandle xPort )
\r
228 /* Not supported as not required by the demo application. */
\r
230 /*-----------------------------------------------------------*/
\r