2 FreeRTOS.org V5.1.2 - Copyright (C) 2003-2009 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * Get the FreeRTOS eBook! See http://www.FreeRTOS.org/Documentation *
\r
31 * This is a concise, step by step, 'hands on' guide that describes both *
\r
32 * general multitasking concepts and FreeRTOS specifics. It presents and *
\r
33 * explains numerous examples that are written using the FreeRTOS API. *
\r
34 * Full source code for all the examples is provided in an accompanying *
\r
37 ***************************************************************************
\r
38 ***************************************************************************
\r
40 Please ensure to read the configuration and relevant port sections of the
\r
41 online documentation.
\r
43 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
46 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
49 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
50 licensing and training services.
\r
53 /* Scheduler includes. */
\r
54 #include "FreeRTOS.h"
\r
58 /* Demo app includes. */
\r
59 #include "USBSample.h"
\r
61 #define usbINT_CLEAR_MASK (AT91C_UDP_TXCOMP | AT91C_UDP_STALLSENT | AT91C_UDP_RXSETUP | AT91C_UDP_RX_DATA_BK0 | AT91C_UDP_RX_DATA_BK1 )
\r
63 #define usbCSR_CLEAR_BIT( pulValueNow, ulBit ) \
\r
65 /* Set TXCOMP, RX_DATA_BK0, RXSETUP, */ \
\r
66 /* STALLSENT and RX_DATA_BK1 to 1 so the */ \
\r
67 /* write has no effect. */ \
\r
68 ( * ( ( unsigned portLONG * ) pulValueNow ) ) |= ( unsigned portLONG ) 0x4f; \
\r
70 /* Clear the FORCE_STALL and TXPKTRDY bits */ \
\r
71 /* so the write has no effect. */ \
\r
72 ( * ( ( unsigned portLONG * ) pulValueNow ) ) &= ( unsigned portLONG ) 0xffffffcf; \
\r
74 /* Clear whichever bit we want clear. */ \
\r
75 ( * ( ( unsigned portLONG * ) pulValueNow ) ) &= ( ~ulBit ); \
\r
79 /*-----------------------------------------------------------*/
\r
85 void vUSB_ISR_Wrapper( void ) __attribute__((naked));
\r
88 * Actual ISR handler. This must be separate from the entry point as the stack
\r
91 void vUSB_ISR_Handler( void );
\r
93 /*-----------------------------------------------------------*/
\r
95 /* Array in which the USB interrupt status is passed between the ISR and task. */
\r
96 static xISRStatus xISRMessages[ usbQUEUE_LENGTH + 1 ];
\r
98 /* Queue used to pass messages between the ISR and the task. */
\r
99 extern xQueueHandle xUSBInterruptQueue;
\r
101 /*-----------------------------------------------------------*/
\r
103 void vUSB_ISR_Handler( void )
\r
105 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
106 static volatile unsigned portLONG ulNextMessage = 0;
\r
107 xISRStatus *pxMessage;
\r
108 unsigned portLONG ulTemp, ulRxBytes;
\r
110 /* To reduce the amount of time spent in this interrupt it would be
\r
111 possible to defer the majority of this processing to an 'interrupt task',
\r
112 that is a task that runs at a higher priority than any of the application
\r
115 /* Take the next message from the queue. Note that usbQUEUE_LENGTH *must*
\r
116 be all 1's, as in 0x01, 0x03, 0x07, etc. */
\r
117 pxMessage = &( xISRMessages[ ( ulNextMessage & usbQUEUE_LENGTH ) ] );
\r
120 /* Take a snapshot of the current USB state for processing at the task
\r
122 pxMessage->ulISR = AT91C_BASE_UDP->UDP_ISR;
\r
123 pxMessage->ulCSR0 = AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_0 ];
\r
125 /* Clear the interrupts from the ICR register. The bus end interrupt is
\r
126 cleared separately as it does not appear in the mask register. */
\r
127 AT91C_BASE_UDP->UDP_ICR = AT91C_BASE_UDP->UDP_IMR | AT91C_UDP_ENDBUSRES;
\r
129 /* If there are bytes in the FIFO then we have to retrieve them here.
\r
130 Ideally this would be done at the task level. However we need to clear the
\r
131 RXSETUP interrupt before leaving the ISR, and this may cause the data in
\r
132 the FIFO to be overwritten. Also the DIR bit has to be changed before the
\r
133 RXSETUP bit is cleared (as per the SAM7 manual). */
\r
134 ulTemp = pxMessage->ulCSR0;
\r
136 /* Are there any bytes in the FIFO? */
\r
137 ulRxBytes = ulTemp >> 16;
\r
138 ulRxBytes &= usbRX_COUNT_MASK;
\r
140 /* With this minimal implementation we are only interested in receiving
\r
141 setup bytes on the control end point. */
\r
142 if( ( ulRxBytes > 0 ) && ( ulTemp & AT91C_UDP_RXSETUP ) )
\r
144 /* Take off 1 for a zero based index. */
\r
145 while( ulRxBytes > 0 )
\r
148 pxMessage->ucFifoData[ ulRxBytes ] = AT91C_BASE_UDP->UDP_FDR[ usbEND_POINT_0 ];
\r
151 /* The direction must be changed first. */
\r
152 usbCSR_SET_BIT( &ulTemp, ( AT91C_UDP_DIR ) );
\r
153 AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_0 ] = ulTemp;
\r
156 /* Must write zero's to TXCOMP, STALLSENT, RXSETUP, and the RX DATA
\r
157 registers to clear the interrupts in the CSR register. */
\r
158 usbCSR_CLEAR_BIT( &ulTemp, usbINT_CLEAR_MASK );
\r
159 AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_0 ] = ulTemp;
\r
161 /* Also clear the interrupts in the CSR1 register. */
\r
162 ulTemp = AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_1 ];
\r
163 usbCSR_CLEAR_BIT( &ulTemp, usbINT_CLEAR_MASK );
\r
164 AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_1 ] = ulTemp;
\r
166 /* The message now contains the entire state and optional data from
\r
167 the USB interrupt. This can now be posted on the Rx queue ready for
\r
168 processing at the task level. */
\r
169 xQueueSendFromISR( xUSBInterruptQueue, &pxMessage, &xHigherPriorityTaskWoken );
\r
171 /* We may want to switch to the USB task, if this message has made
\r
172 it the highest priority task that is ready to execute. */
\r
173 if( xHigherPriorityTaskWoken )
\r
175 portYIELD_FROM_ISR();
\r
178 /* Clear the AIC ready for the next interrupt. */
\r
179 AT91C_BASE_AIC->AIC_EOICR = 0;
\r
181 /*-----------------------------------------------------------*/
\r
183 void vUSB_ISR_Wrapper( void )
\r
185 /* Save the context of the interrupted task. */
\r
186 portSAVE_CONTEXT();
\r
188 /* Call the handler itself. This must be a separate function as it uses
\r
190 vUSB_ISR_Handler();
\r
192 /* Restore the context of the task that is going to
\r
193 execute next. This might not be the same as the originally
\r
194 interrupted task.*/
\r
195 portRESTORE_CONTEXT();
\r