2 FreeRTOS.org V4.8.0 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * SAVE TIME AND MONEY! Why not get us to quote to get FreeRTOS.org *
\r
30 * running on your hardware - or even write all or part of your application*
\r
31 * for you? See http://www.OpenRTOS.com for details. *
\r
33 ***************************************************************************
\r
34 ***************************************************************************
\r
36 Please ensure to read the configuration and relevant port sections of the
\r
37 online documentation.
\r
39 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
42 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
45 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
46 licensing and training services.
\r
49 /* Scheduler includes. */
\r
50 #include "FreeRTOS.h"
\r
54 /* Demo app includes. */
\r
55 #include "USBSample.h"
\r
57 #define usbINT_CLEAR_MASK (AT91C_UDP_TXCOMP | AT91C_UDP_STALLSENT | AT91C_UDP_RXSETUP | AT91C_UDP_RX_DATA_BK0 | AT91C_UDP_RX_DATA_BK1 )
\r
59 #define usbCSR_CLEAR_BIT( pulValueNow, ulBit ) \
\r
61 /* Set TXCOMP, RX_DATA_BK0, RXSETUP, */ \
\r
62 /* STALLSENT and RX_DATA_BK1 to 1 so the */ \
\r
63 /* write has no effect. */ \
\r
64 ( * ( ( unsigned portLONG * ) pulValueNow ) ) |= ( unsigned portLONG ) 0x4f; \
\r
66 /* Clear the FORCE_STALL and TXPKTRDY bits */ \
\r
67 /* so the write has no effect. */ \
\r
68 ( * ( ( unsigned portLONG * ) pulValueNow ) ) &= ( unsigned portLONG ) 0xffffffcf; \
\r
70 /* Clear whichever bit we want clear. */ \
\r
71 ( * ( ( unsigned portLONG * ) pulValueNow ) ) &= ( ~ulBit ); \
\r
75 /*-----------------------------------------------------------*/
\r
81 void vUSB_ISR_Wrapper( void ) __attribute__((naked));
\r
84 * Actual ISR handler. This must be separate from the entry point as the stack
\r
87 void vUSB_ISR_Handler( void );
\r
89 /*-----------------------------------------------------------*/
\r
91 /* Array in which the USB interrupt status is passed between the ISR and task. */
\r
92 static xISRStatus xISRMessages[ usbQUEUE_LENGTH + 1 ];
\r
94 /* Queue used to pass messages between the ISR and the task. */
\r
95 extern xQueueHandle xUSBInterruptQueue;
\r
97 /*-----------------------------------------------------------*/
\r
99 void vUSB_ISR_Handler( void )
\r
101 portBASE_TYPE xTaskWokenByPost = pdFALSE;
\r
102 static volatile unsigned portLONG ulNextMessage = 0;
\r
103 xISRStatus *pxMessage;
\r
104 unsigned portLONG ulTemp, ulRxBytes;
\r
106 /* To reduce the amount of time spent in this interrupt it would be
\r
107 possible to defer the majority of this processing to an 'interrupt task',
\r
108 that is a task that runs at a higher priority than any of the application
\r
111 /* Take the next message from the queue. Note that usbQUEUE_LENGTH *must*
\r
112 be all 1's, as in 0x01, 0x03, 0x07, etc. */
\r
113 pxMessage = &( xISRMessages[ ( ulNextMessage & usbQUEUE_LENGTH ) ] );
\r
116 /* Take a snapshot of the current USB state for processing at the task
\r
118 pxMessage->ulISR = AT91C_BASE_UDP->UDP_ISR;
\r
119 pxMessage->ulCSR0 = AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_0 ];
\r
121 /* Clear the interrupts from the ICR register. The bus end interrupt is
\r
122 cleared separately as it does not appear in the mask register. */
\r
123 AT91C_BASE_UDP->UDP_ICR = AT91C_BASE_UDP->UDP_IMR | AT91C_UDP_ENDBUSRES;
\r
125 /* If there are bytes in the FIFO then we have to retrieve them here.
\r
126 Ideally this would be done at the task level. However we need to clear the
\r
127 RXSETUP interrupt before leaving the ISR, and this may cause the data in
\r
128 the FIFO to be overwritten. Also the DIR bit has to be changed before the
\r
129 RXSETUP bit is cleared (as per the SAM7 manual). */
\r
130 ulTemp = pxMessage->ulCSR0;
\r
132 /* Are there any bytes in the FIFO? */
\r
133 ulRxBytes = ulTemp >> 16;
\r
134 ulRxBytes &= usbRX_COUNT_MASK;
\r
136 /* With this minimal implementation we are only interested in receiving
\r
137 setup bytes on the control end point. */
\r
138 if( ( ulRxBytes > 0 ) && ( ulTemp & AT91C_UDP_RXSETUP ) )
\r
140 /* Take off 1 for a zero based index. */
\r
141 while( ulRxBytes > 0 )
\r
144 pxMessage->ucFifoData[ ulRxBytes ] = AT91C_BASE_UDP->UDP_FDR[ usbEND_POINT_0 ];
\r
147 /* The direction must be changed first. */
\r
148 usbCSR_SET_BIT( &ulTemp, ( AT91C_UDP_DIR ) );
\r
149 AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_0 ] = ulTemp;
\r
152 /* Must write zero's to TXCOMP, STALLSENT, RXSETUP, and the RX DATA
\r
153 registers to clear the interrupts in the CSR register. */
\r
154 usbCSR_CLEAR_BIT( &ulTemp, usbINT_CLEAR_MASK );
\r
155 AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_0 ] = ulTemp;
\r
157 /* Also clear the interrupts in the CSR1 register. */
\r
158 ulTemp = AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_1 ];
\r
159 usbCSR_CLEAR_BIT( &ulTemp, usbINT_CLEAR_MASK );
\r
160 AT91C_BASE_UDP->UDP_CSR[ usbEND_POINT_1 ] = ulTemp;
\r
162 /* The message now contains the entire state and optional data from
\r
163 the USB interrupt. This can now be posted on the Rx queue ready for
\r
164 processing at the task level. */
\r
165 xTaskWokenByPost = xQueueSendFromISR( xUSBInterruptQueue, &pxMessage, xTaskWokenByPost );
\r
167 /* We may want to switch to the USB task, if this message has made
\r
168 it the highest priority task that is ready to execute. */
\r
169 if( xTaskWokenByPost )
\r
171 portYIELD_FROM_ISR();
\r
174 /* Clear the AIC ready for the next interrupt. */
\r
175 AT91C_BASE_AIC->AIC_EOICR = 0;
\r
177 /*-----------------------------------------------------------*/
\r
179 void vUSB_ISR_Wrapper( void )
\r
181 /* Save the context of the interrupted task. */
\r
182 portSAVE_CONTEXT();
\r
184 /* Call the handler itself. This must be a separate function as it uses
\r
186 vUSB_ISR_Handler();
\r
188 /* Restore the context of the task that is going to
\r
189 execute next. This might not be the same as the originally
\r
190 interrupted task.*/
\r
191 portRESTORE_CONTEXT();
\r