git.sur5r.net Git - freertos/blob - Demo/AVR32_UC3A_GCC/RegTest.c

   1 /*\r
   2     FreeRTOS V6.0.5 - Copyright (C) 2010 Real Time Engineers Ltd.\r
   3 \r
   4     ***************************************************************************\r
   5     *                                                                         *\r
   6     * If you are:                                                             *\r
   7     *                                                                         *\r
   8     *    + New to FreeRTOS,                                                   *\r
   9     *    + Wanting to learn FreeRTOS or multitasking in general quickly       *\r
  10     *    + Looking for basic training,                                        *\r
  11     *    + Wanting to improve your FreeRTOS skills and productivity           *\r
  12     *                                                                         *\r
  13     * then take a look at the FreeRTOS eBook                                  *\r
  14     *                                                                         *\r
  15     *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *\r
  16     *                  http://www.FreeRTOS.org/Documentation                  *\r
  17     *                                                                         *\r
  18     * A pdf reference manual is also available.  Both are usually delivered   *\r
  19     * to your inbox within 20 minutes to two hours when purchased between 8am *\r
  20     * and 8pm GMT (although please allow up to 24 hours in case of            *\r
  21     * exceptional circumstances).  Thank you for your support!                *\r
  22     *                                                                         *\r
  23     ***************************************************************************\r
  24 \r
  25     This file is part of the FreeRTOS distribution.\r
  26 \r
  27     FreeRTOS is free software; you can redistribute it and/or modify it under\r
  28     the terms of the GNU General Public License (version 2) as published by the\r
  29     Free Software Foundation AND MODIFIED BY the FreeRTOS exception.\r
  30     ***NOTE*** The exception to the GPL is included to allow you to distribute\r
  31     a combined work that includes FreeRTOS without being obliged to provide the\r
  32     source code for proprietary components outside of the FreeRTOS kernel.\r
  33     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT\r
  34     ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or\r
  35     FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for\r
  36     more details. You should have received a copy of the GNU General Public\r
  37     License and the FreeRTOS license exception along with FreeRTOS; if not it\r
  38     can be viewed here: http://www.freertos.org/a00114.html and also obtained\r
  39     by writing to Richard Barry, contact details for whom are available on the\r
  40     FreeRTOS WEB site.\r
  41 \r
  42     1 tab == 4 spaces!\r
  43 \r
  44     http://www.FreeRTOS.org - Documentation, latest information, license and\r
  45     contact details.\r
  46 \r
  47     http://www.SafeRTOS.com - A version that is certified for use in safety\r
  48     critical systems.\r
  49 \r
  50     http://www.OpenRTOS.com - Commercial support, development, porting,\r
  51     licensing and training services.\r
  52 */\r
  53 \r
  54 #include "FreeRTOS.h"\r
  55 #include "task.h"\r
  56 \r
  57 /*\r
  58  * Two test tasks that fill the CPU registers with known values before\r
  59  * continuously looping round checking that each register still contains its\r
  60  * expected value.  Both tasks use a separate set of values, with an incorrect\r
  61  * value being found at any time being indicative of an error in the context\r
  62  * switch mechanism.  One of the tasks uses a yield instruction to increase the\r
  63  * test coverage.  The nature of these tasks necessitates that they are written\r
  64  * in assembly code.\r
  65  */\r
  66 static void vRegTest1( void *pvParameters );\r
  67 static void vRegTest2( void *pvParameters );\r
  68 \r
  69 /* Counters used to ensure the tasks are still running. */\r
  70 static volatile unsigned long ulRegTest1Counter = 0UL, ulRegTest2Counter = 0UL;\r
  71 \r
  72 /*-----------------------------------------------------------*/\r
  73 \r
  74 void vStartRegTestTasks( void )\r
  75 {\r
  76         xTaskCreate( vRegTest1, ( signed char * ) "RTest1", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );\r
  77 //      xTaskCreate( vRegTest2, ( signed char * ) "RTest2", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );\r
  78 }\r
  79 /*-----------------------------------------------------------*/\r
  80 \r
  81 static void vRegTest1( void *pvParameters )\r
  82 {\r
  83         __asm__ __volatile__\r
  84         (\r
  85                 /* Fill the registers with known values. */\r
  86                 "       mov             r0, 0                                                   \n"\r
  87                 "       mov             r1, 1                                                   \n"\r
  88                 "       mov             r2, 2                                                   \n"\r
  89                 "       mov             r3, 3                                                   \n"\r
  90                 "       mov             r4, 4                                                   \n"\r
  91                 "       mov             r5, 5                                                   \n"\r
  92                 "       mov             r6, 6                                                   \n" /* r7 is the frame pointer. */\r
  93                 "       mov             r10, 10                                                 \n"\r
  94                 "       mov             r11, 11                                                 \n"\r
  95                 "       mov             r12, 12                                                 \n" /* r13 is the stack pointer, and r14 the link register. */\r
  96                 "                                                                                       \n"\r
  97                 "reg_check_loop_1:                                                      \n"\r
  98                 "                                                                                       \n"\r
  99                 "       mov             r8, 8                                                   \n" /* Reset the registers that are likely to be clobbered when incrementing the check variable. */\r
 100                 "       mov             r9, 9                                                   \n"\r
 101                 "                                                                                       \n"\r
 102                 "       cp.w    r0, 0                                                   \n"\r
 103                 "       brne    reg_check_error_1                               \n"\r
 104                 "       cp.w    r1, 1                                                   \n"\r
 105                 "       brne    reg_check_error_1                               \n"\r
 106                 "       cp.w    r2, 2                                                   \n" /* Check that each register still contains the expected value, jump to an infinite loop if an error is found. */\r
 107                 "       brne    reg_check_error_1                               \n"\r
 108                 "       cp.w    r3, 3                                                   \n"\r
 109                 "       brne    reg_check_error_1                               \n"\r
 110                 "       cp.w    r4, 4                                                   \n"\r
 111                 "       brne    reg_check_error_1                               \n"\r
 112                 "       cp.w    r5, 5                                                   \n"\r
 113                 "       brne    reg_check_error_1                               \n"\r
 114                 "       cp.w    r6, 6                                                   \n"\r
 115                 "       brne    reg_check_error_1                               \n"\r
 116                 "       cp.w    r8, 8                                                   \n"\r
 117                 "       brne    reg_check_error_1                               \n"\r
 118                 "       cp.w    r9, 9                                                   \n"\r
 119                 "       brne    reg_check_error_1                               \n"\r
 120                 "       cp.w    r10, 10                                                 \n"\r
 121                 "       brne    reg_check_error_1                               \n"\r
 122                 "       cp.w    r11, 11                                                 \n"\r
 123                 "       brne    reg_check_error_1                               \n"\r
 124                 "       cp.w    r12, 12                                                 \n"\r
 125                 "       brne    reg_check_error_1                               \n"\r
 126                 "                                                                                       \n"\r
 127                 "       ld.w    r8, ulRegTest1CounterConst              \n"\r
 128                 "       ld.w    r8, r8[ 0x00 ]                                  \n"\r
 129                 "       sub     r9, r8, -1                                              \n"\r
 130                 "       ld.w    r8, ulRegTest1CounterConst              \n"\r
 131                 "       st.w    r8[ 0x00 ], r9                                  \n"\r
 132                 "                                                                                       \n"\r
 133                 "       bral    reg_check_loop_1                                \n"\r
 134                 "                                                                                       \n"\r
 135                 "reg_check_error_1:                                                     \n"\r
 136                 "       bral    .                                                               \n" /* If an error is discovered, just loop here so the check variable stops incrementing. */\r
 137                 "                                                                                       \n"\r
 138                 "ulRegTest1CounterConst: .word ulRegTest1Counter        \n"\r
 139         );\r
 140 }\r
 141 \r
 142 /*-----------------------------------------------------------*/\r
 143 \r
 144 #if 0\r
 145 static void vRegTest2( void *pvParameters )\r
 146 {\r
 147         __asm volatile\r
 148         (\r
 149                 "       mov             r2, #0x12                                                       \n" /* Fill the registers with known values, r0 is always 0 and r1 is the stack pointer. */\r
 150                 "       mov             r3, #0x13                                                       \n"\r
 151                 "       mov             r4, #0x14                                                       \n"\r
 152                 "       mov             r5, #0x15                                                       \n"\r
 153                 "       mov             r6, #0x16                                                       \n"\r
 154                 "       mov             r7, #0x17                                                       \n"\r
 155                 "       mov             r8, #0x18                                                       \n"\r
 156                 "       mov             r9, #0x19                                                       \n"\r
 157                 "       mov             r10, #0x1a                                                      \n"\r
 158                 "       mov             r11, #0x1b                                                      \n"\r
 159                 "       mov             r12, #0x1c                                                      \n"\r
 160                 "       mov             r13, #0x1d                                                      \n"\r
 161                 "       mov             r14, #0x1e                                                      \n"\r
 162                 "       mov             r15, #0x1f                                                      \n"\r
 163                 "                                                                                               \n"\r
 164                 "reg_check_loop_2:                                                              \n"\r
 165                 "       cp.w            r2, #0x12                                                       \n" /* Check that each register still contains the expected value, jump to an infinite loop if an error is found. */\r
 166                 "       brne            reg_check_error_2                                       \n"\r
 167                 "       cp.w            r3, #0x13                                                       \n"\r
 168                 "       brne            reg_check_error_2                                       \n"\r
 169                 "       cp.w            r4, #0x14                                                       \n"\r
 170                 "       brne            reg_check_error_2                                       \n"\r
 171                 "       cp.w            r5, #0x15                                                       \n"\r
 172                 "       brne            reg_check_error_2                                       \n"\r
 173                 "       cp.w            r6, #0x16                                                       \n"\r
 174                 "       brne            reg_check_error_2                                       \n"\r
 175                 "       cp.w            r7, #0x17                                                       \n"\r
 176                 "       brne            reg_check_error_2                                       \n"\r
 177                 "       cp.w            r8, #0x18                                                       \n"\r
 178                 "       brne            reg_check_error_2                                       \n"\r
 179                 "       cp.w            r9, #0x19                                                       \n"\r
 180                 "       brne            reg_check_error_2                                       \n"\r
 181                 "       cp.w            r10, #0x1a                                                      \n"\r
 182                 "       brne            reg_check_error_2                                       \n"\r
 183                 "       cp.w            r11, #0x1b                                                      \n"\r
 184                 "       brne            reg_check_error_2                                       \n"\r
 185                 "       cp.w            r12, #0x1c                                                      \n"\r
 186                 "       brne            reg_check_error_2                                       \n"\r
 187                 "       cp.w            r13, #0x1d                                                      \n"\r
 188                 "       brne            reg_check_error_2                                       \n"\r
 189                 "       cp.w            r14, #0x1e                                                      \n"\r
 190                 "       brne            reg_check_error_2                                       \n"\r
 191                 "       cp.w            r15, #0x1f                                                      \n"\r
 192                 "       brne            reg_check_error_2                                       \n"\r
 193                 "                                                                                               \n"\r
 194                 "       ld              r2, [r0]+short(ulRegTest2Counter)       \n" /* Increment the loop counter to show that this task is still running error free. */\r
 195                 "       add             r2, #1                                                          \n"\r
 196                 "       st              r2, [r0]+short(ulRegTest2Counter)       \n"\r
 197                 "       mov             r2, #0x12                                                       \n"\r
 198                 "                                                                                               \n"\r
 199                 "       bra.s   reg_check_loop_2                                        \n" /* Do it all again. */\r
 200                 "                                                                                               \n"\r
 201                 "reg_check_error_2:                                                             \n"\r
 202                         "bra.s          .                                                               \n"\r
 203         );\r
 204 }\r
 205 /*-----------------------------------------------------------*/\r
 206 #endif\r
 207 \r
 208 portBASE_TYPE xAreRegTestTasksStillRunning( void )\r
 209 {\r
 210 static unsigned long ulLastCounter1 = 0UL, ulLastCounter2 = 0UL;\r
 211 long lReturn;\r
 212 \r
 213         /* Check that both loop counters are still incrementing, indicating that\r
 214         both reg test tasks are still running error free. */\r
 215         if( ulLastCounter1 == ulRegTest1Counter )\r
 216         {\r
 217                 lReturn = pdFAIL;\r
 218         }\r
 219 //      else if( ulLastCounter2 == ulRegTest2Counter )\r
 220 //      {\r
 221 //              lReturn = pdFAIL;\r
 222 //      }\r
 223         else\r
 224         {\r
 225                 lReturn = pdPASS;\r
 226         }\r
 227 \r
 228         ulLastCounter1 = ulRegTest1Counter;\r
 229         ulLastCounter2 = ulRegTest2Counter;\r
 230 \r
 231         return lReturn;\r
 232 }\r
 233 \r
 234 \r
 235 \r
 236 \r
 237 \r
 238 \r
 239 \r
 240 \r
 241 \r
 242 \r
 243 \r
 244 \r
 245 \r
 246 \r