1 //*****************************************************************************
\r
3 // hw_memmap.h - Macros defining the memory map of Stellaris.
\r
5 // Copyright (c) 2005,2006 Luminary Micro, Inc. All rights reserved.
\r
7 // Software License Agreement
\r
9 // Luminary Micro, Inc. (LMI) is supplying this software for use solely and
\r
10 // exclusively on LMI's Stellaris Family of microcontroller products.
\r
12 // The software is owned by LMI and/or its suppliers, and is protected under
\r
13 // applicable copyright laws. All rights are reserved. Any use in violation
\r
14 // of the foregoing restrictions may subject the user to criminal sanctions
\r
15 // under applicable laws, as well as to civil liability for the breach of the
\r
16 // terms and conditions of this license.
\r
18 // THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
\r
19 // OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
\r
20 // MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
\r
21 // LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
\r
22 // CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
\r
24 // This is part of revision 523 of the Stellaris Driver Library.
\r
26 //*****************************************************************************
\r
28 #ifndef __HW_MEMMAP_H__
\r
29 #define __HW_MEMMAP_H__
\r
31 //*****************************************************************************
\r
33 // The following define the base address of the memories and peripherals.
\r
35 //*****************************************************************************
\r
36 #define FLASH_BASE 0x00000000 // FLASH memory
\r
37 #define SRAM_BASE 0x20000000 // SRAM memory
\r
38 #define WATCHDOG_BASE 0x40000000 // Watchdog
\r
39 #define GPIO_PORTA_BASE 0x40004000 // GPIO Port A
\r
40 #define GPIO_PORTB_BASE 0x40005000 // GPIO Port B
\r
41 #define GPIO_PORTC_BASE 0x40006000 // GPIO Port C
\r
42 #define SSI_BASE 0x40008000 // SSI
\r
43 #define UART0_BASE 0x4000C000 // UART0
\r
44 #define I2C_MASTER_BASE 0x40020000 // I2C Master
\r
45 #define I2C_SLAVE_BASE 0x40020800 // I2C Slave
\r
46 #define TIMER0_BASE 0x40030000 // Timer0
\r
47 #define TIMER1_BASE 0x40031000 // Timer1
\r
48 #define COMP_BASE 0x4003C000 // Analog comparators
\r
49 #define FLASH_CTRL_BASE 0x400FD000 // FLASH Controller
\r
50 #define SYSCTL_BASE 0x400FE000 // System Control
\r
51 #define ITM_BASE 0xE0000000 // Instrumentation Trace Macrocell
\r
52 #define DWT_BASE 0xE0001000 // Data Watchpoint and Trace
\r
53 #define FPB_BASE 0xE0002000 // FLASH Patch and Breakpoint
\r
54 #define NVIC_BASE 0xE000E000 // Nested Vectored Interrupt Ctrl
\r
55 #define TPIU_BASE 0xE0040000 // Trace Port Interface Unit
\r
57 #endif // __HW_MEMMAP_H__
\r