1 /************************************************************************/
\r
2 /* (C) Fujitsu Semiconductor Europe GmbH (FSEU) */
\r
4 /* The following software deliverable is intended for and must only be */
\r
5 /* used for reference and in an evaluation laboratory environment. */
\r
6 /* It is provided on an as-is basis without charge and is subject to */
\r
8 /* It is the user's obligation to fully test the software in its */
\r
9 /* environment and to ensure proper functionality, qualification and */
\r
10 /* compliance with component specifications. */
\r
12 /* In the event the software deliverable includes the use of open */
\r
13 /* source components, the provisions of the governing open source */
\r
14 /* license agreement shall apply with respect to such software */
\r
16 /* FSEU does not warrant that the deliverables do not infringe any */
\r
17 /* third party intellectual property right (IPR). In the event that */
\r
18 /* the deliverables infringe a third party IPR it is the sole */
\r
19 /* responsibility of the customer to obtain necessary licenses to */
\r
20 /* continue the usage of the deliverable. */
\r
22 /* To the maximum extent permitted by applicable law FSEU disclaims all */
\r
23 /* warranties, whether express or implied, in particular, but not */
\r
24 /* limited to, warranties of merchantability and fitness for a */
\r
25 /* particular purpose for which the deliverable is not designated. */
\r
27 /* To the maximum extent permitted by applicable law, FSEU's liability */
\r
28 /* is restricted to intentional misconduct and gross negligence. */
\r
29 /* FSEU is not liable for consequential damages. */
\r
32 /************************************************************************/
\r
34 #ifndef _SYSTEM_MB9B5XX_H_
\r
35 #define _SYSTEM_MB9B5XX_H_
\r
44 extern uint32_t SystemCoreClock; /* Core Clock CMSIS V 1.3 */
\r
45 extern const uint32_t SystemFrequency; /* Master Clock */
\r
46 extern uint32_t SysFreHCLK; /* HCLK */
\r
47 extern uint32_t SysFrePCLK0; /* PCLK0 */
\r
48 extern uint32_t SysFrePCLK1; /* PCLK1 */
\r
49 extern uint32_t SysFrePCLK2; /* PCLK2 */
\r
50 extern uint32_t SysFreTPIU; /* TPIU */
\r
53 * Setup the microcontroller system
\r
55 extern void SystemInit(void);
\r
56 extern void SystemCoreClockUpdate(void);
\r
62 #endif /* _SYSTEM_MB9B5XX_H_ */
\r