2 FreeRTOS.org V4.7.2 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
28 Please ensure to read the configuration and relevant port sections of the
\r
29 online documentation.
\r
31 +++ http://www.FreeRTOS.org +++
\r
32 Documentation, latest information, license and contact details.
\r
34 +++ http://www.SafeRTOS.com +++
\r
35 A version that is certified for use in safety critical systems.
\r
37 +++ http://www.OpenRTOS.com +++
\r
38 Commercial support, development, porting, licensing and training services.
\r
40 ***************************************************************************
\r
43 /* High speed timer test as described in main.c. */
\r
45 /* Scheduler includes. */
\r
46 #include "FreeRTOS.h"
\r
48 /* Library includes. */
\r
49 #include "stm32f10x_lib.h"
\r
50 #include "stm32f10x_tim.h"
\r
51 #include "stm32f10x_map.h"
\r
53 /* The set frequency of the interrupt. Deviations from this are measured as
\r
55 #define timerINTERRUPT_FREQUENCY ( ( unsigned portSHORT ) 20000 )
\r
57 /* The expected time between each of the timer interrupts - if the jitter was
\r
59 #define timerEXPECTED_DIFFERENCE_VALUE ( configCPU_CLOCK_HZ / timerINTERRUPT_FREQUENCY )
\r
61 /* The highest available interrupt priority. */
\r
62 #define timerHIGHEST_PRIORITY ( 0 )
\r
65 #define timerMAX_32BIT_VALUE ( 0xffffffffUL )
\r
66 #define timerTIMER_1_COUNT_VALUE ( * ( ( unsigned long * ) ( TIMER1_BASE + 0x48 ) ) )
\r
68 /* The number of interrupts to pass before we start looking at the jitter. */
\r
69 #define timerSETTLE_TIME 5
\r
71 /*-----------------------------------------------------------*/
\r
74 * Configures the two timers used to perform the test.
\r
76 void vSetupTimerTest( void );
\r
78 /* Interrupt handler in which the jitter is measured. */
\r
79 void vTimer2IntHandler( void );
\r
81 /* Stores the value of the maximum recorded jitter between interrupts. */
\r
82 volatile unsigned portSHORT usMaxJitter = 0;
\r
84 /*-----------------------------------------------------------*/
\r
86 void vSetupTimerTest( void )
\r
88 unsigned long ulFrequency;
\r
89 TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
\r
90 NVIC_InitTypeDef NVIC_InitStructure;
\r
93 /* Enable timer clocks */
\r
94 RCC_APB1PeriphClockCmd( RCC_APB1Periph_TIM2, ENABLE );
\r
95 RCC_APB1PeriphClockCmd( RCC_APB1Periph_TIM3, ENABLE );
\r
97 /* Initialise data. */
\r
100 TIM_TimeBaseStructInit( &TIM_TimeBaseStructure );
\r
102 /* Time base configuration for timer 2 - which generates the interrupts. */
\r
103 ulFrequency = configCPU_CLOCK_HZ / timerINTERRUPT_FREQUENCY;
\r
104 TIM_TimeBaseStructure.TIM_Period = ( unsigned portSHORT ) ( ulFrequency & 0xffffUL );
\r
105 TIM_TimeBaseStructure.TIM_Prescaler = 0x0;
\r
106 TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
\r
107 TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
\r
108 TIM_TimeBaseInit( TIM2, &TIM_TimeBaseStructure );
\r
109 TIM_ARRPreloadConfig( TIM2, ENABLE );
\r
112 /* Configuration for timer 3 which is used as a high resolution time
\r
114 TIM_TimeBaseStructure.TIM_Period = ( unsigned portSHORT ) 0xffff;
\r
115 TIM_TimeBaseInit( TIM3, &TIM_TimeBaseStructure );
\r
116 TIM_ARRPreloadConfig( TIM3, ENABLE );
\r
118 /* Enable TIM2 IT. TIM3 does not generate an interrupt. */
\r
119 NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
\r
120 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
\r
121 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = timerHIGHEST_PRIORITY;
\r
122 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
\r
123 NVIC_Init( &NVIC_InitStructure );
\r
124 TIM_ITConfig( TIM2, TIM_IT_Update, ENABLE );
\r
126 /* Finally, enable both timers. */
\r
127 TIM_Cmd( TIM2, ENABLE );
\r
128 TIM_Cmd( TIM3, ENABLE );
\r
130 /*-----------------------------------------------------------*/
\r
132 void vTimer2IntHandler( void )
\r
134 static unsigned portSHORT usLastCount = 0, usSettleCount = 0, usMaxDifference = 0;
\r
135 unsigned portSHORT usThisCount, usDifference;
\r
137 /* Capture the free running timer 3 value as we enter the interrupt. */
\r
138 usThisCount = TIM3->CNT;
\r
140 if( usSettleCount >= timerSETTLE_TIME )
\r
142 /* What is the difference between the timer value in this interrupt
\r
143 and the value from the last interrupt. */
\r
144 usDifference = usThisCount - usLastCount;
\r
146 /* Store the difference in the timer values if it is larger than the
\r
147 currently stored largest value. The difference over and above the
\r
148 expected difference will give the 'jitter' in the processing of these
\r
150 if( usDifference > usMaxDifference )
\r
152 usMaxDifference = usDifference;
\r
153 usMaxJitter = usMaxDifference - timerEXPECTED_DIFFERENCE_VALUE;
\r
158 /* Don't bother storing any values for the first couple of
\r
163 /* Remember what the timer value was this time through, so we can calculate
\r
164 the difference the next time through. */
\r
165 usLastCount = usThisCount;
\r
167 TIM_ClearITPendingBit( TIM2, TIM_IT_Update );
\r