1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2008/05/23 Revision: 0.95
\r
7 * (c) Copyright UNIS, a.s. 1997-2008
\r
12 * http : www.processorexpert.com
\r
13 * mail : info@processorexpert.com
\r
16 #ifndef __MCF52221_DTIM_H__
\r
17 #define __MCF52221_DTIM_H__
\r
20 /*********************************************************************
\r
24 *********************************************************************/
\r
26 /* Register read/write macros */
\r
27 #define MCF_DTIM0_DTMR (*(vuint16*)(0x40000400))
\r
28 #define MCF_DTIM0_DTXMR (*(vuint8 *)(0x40000402))
\r
29 #define MCF_DTIM0_DTER (*(vuint8 *)(0x40000403))
\r
30 #define MCF_DTIM0_DTRR (*(vuint32*)(0x40000404))
\r
31 #define MCF_DTIM0_DTCR (*(vuint32*)(0x40000408))
\r
32 #define MCF_DTIM0_DTCN (*(vuint32*)(0x4000040C))
\r
34 #define MCF_DTIM1_DTMR (*(vuint16*)(0x40000440))
\r
35 #define MCF_DTIM1_DTXMR (*(vuint8 *)(0x40000442))
\r
36 #define MCF_DTIM1_DTER (*(vuint8 *)(0x40000443))
\r
37 #define MCF_DTIM1_DTRR (*(vuint32*)(0x40000444))
\r
38 #define MCF_DTIM1_DTCR (*(vuint32*)(0x40000448))
\r
39 #define MCF_DTIM1_DTCN (*(vuint32*)(0x4000044C))
\r
41 #define MCF_DTIM2_DTMR (*(vuint16*)(0x40000480))
\r
42 #define MCF_DTIM2_DTXMR (*(vuint8 *)(0x40000482))
\r
43 #define MCF_DTIM2_DTER (*(vuint8 *)(0x40000483))
\r
44 #define MCF_DTIM2_DTRR (*(vuint32*)(0x40000484))
\r
45 #define MCF_DTIM2_DTCR (*(vuint32*)(0x40000488))
\r
46 #define MCF_DTIM2_DTCN (*(vuint32*)(0x4000048C))
\r
48 #define MCF_DTIM3_DTMR (*(vuint16*)(0x400004C0))
\r
49 #define MCF_DTIM3_DTXMR (*(vuint8 *)(0x400004C2))
\r
50 #define MCF_DTIM3_DTER (*(vuint8 *)(0x400004C3))
\r
51 #define MCF_DTIM3_DTRR (*(vuint32*)(0x400004C4))
\r
52 #define MCF_DTIM3_DTCR (*(vuint32*)(0x400004C8))
\r
53 #define MCF_DTIM3_DTCN (*(vuint32*)(0x400004CC))
\r
55 #define MCF_DTIM_DTMR(x) (*(vuint16*)(0x40000400 + ((x)*0x40)))
\r
56 #define MCF_DTIM_DTXMR(x) (*(vuint8 *)(0x40000402 + ((x)*0x40)))
\r
57 #define MCF_DTIM_DTER(x) (*(vuint8 *)(0x40000403 + ((x)*0x40)))
\r
58 #define MCF_DTIM_DTRR(x) (*(vuint32*)(0x40000404 + ((x)*0x40)))
\r
59 #define MCF_DTIM_DTCR(x) (*(vuint32*)(0x40000408 + ((x)*0x40)))
\r
60 #define MCF_DTIM_DTCN(x) (*(vuint32*)(0x4000040C + ((x)*0x40)))
\r
63 /* Bit definitions and macros for MCF_DTIM_DTMR */
\r
64 #define MCF_DTIM_DTMR_RST (0x1)
\r
65 #define MCF_DTIM_DTMR_CLK(x) (((x)&0x3)<<0x1)
\r
66 #define MCF_DTIM_DTMR_CLK_STOP (0)
\r
67 #define MCF_DTIM_DTMR_CLK_DIV1 (0x2)
\r
68 #define MCF_DTIM_DTMR_CLK_DIV16 (0x4)
\r
69 #define MCF_DTIM_DTMR_CLK_DTIN (0x6)
\r
70 #define MCF_DTIM_DTMR_FRR (0x8)
\r
71 #define MCF_DTIM_DTMR_ORRI (0x10)
\r
72 #define MCF_DTIM_DTMR_OM (0x20)
\r
73 #define MCF_DTIM_DTMR_CE(x) (((x)&0x3)<<0x6)
\r
74 #define MCF_DTIM_DTMR_CE_NONE (0)
\r
75 #define MCF_DTIM_DTMR_CE_RISE (0x40)
\r
76 #define MCF_DTIM_DTMR_CE_FALL (0x80)
\r
77 #define MCF_DTIM_DTMR_CE_ANY (0xC0)
\r
78 #define MCF_DTIM_DTMR_PS(x) (((x)&0xFF)<<0x8)
\r
80 /* Bit definitions and macros for MCF_DTIM_DTXMR */
\r
81 #define MCF_DTIM_DTXMR_MODE16 (0x1)
\r
82 #define MCF_DTIM_DTXMR_HALTED (0x40)
\r
83 #define MCF_DTIM_DTXMR_DMAEN (0x80)
\r
85 /* Bit definitions and macros for MCF_DTIM_DTER */
\r
86 #define MCF_DTIM_DTER_CAP (0x1)
\r
87 #define MCF_DTIM_DTER_REF (0x2)
\r
89 /* Bit definitions and macros for MCF_DTIM_DTRR */
\r
90 #define MCF_DTIM_DTRR_REF(x) (((x)&0xFFFFFFFF)<<0)
\r
92 /* Bit definitions and macros for MCF_DTIM_DTCR */
\r
93 #define MCF_DTIM_DTCR_CAP(x) (((x)&0xFFFFFFFF)<<0)
\r
95 /* Bit definitions and macros for MCF_DTIM_DTCN */
\r
96 #define MCF_DTIM_DTCN_CNT(x) (((x)&0xFFFFFFFF)<<0)
\r
99 #endif /* __MCF52221_DTIM_H__ */
\r