1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2008/05/23 Revision: 0.95
\r
7 * (c) Copyright UNIS, a.s. 1997-2008
\r
12 * http : www.processorexpert.com
\r
13 * mail : info@processorexpert.com
\r
16 #ifndef __MCF52221_EPORT_H__
\r
17 #define __MCF52221_EPORT_H__
\r
20 /*********************************************************************
\r
22 * Edge Port Module (EPORT)
\r
24 *********************************************************************/
\r
26 /* Register read/write macros */
\r
27 #define MCF_EPORT_EPPAR (*(vuint16*)(0x40130000))
\r
28 #define MCF_EPORT_EPDDR (*(vuint8 *)(0x40130002))
\r
29 #define MCF_EPORT_EPIER (*(vuint8 *)(0x40130003))
\r
30 #define MCF_EPORT_EPDR (*(vuint8 *)(0x40130004))
\r
31 #define MCF_EPORT_EPPDR (*(vuint8 *)(0x40130005))
\r
32 #define MCF_EPORT_EPFR (*(vuint8 *)(0x40130006))
\r
36 /* Bit definitions and macros for MCF_EPORT_EPPAR */
\r
37 #define MCF_EPORT_EPPAR_EPPA1(x) (((x)&0x3)<<0x2)
\r
38 #define MCF_EPORT_EPPAR_EPPA1_LEVEL (0)
\r
39 #define MCF_EPORT_EPPAR_EPPA1_RISING (0x4)
\r
40 #define MCF_EPORT_EPPAR_EPPA1_FALLING (0x8)
\r
41 #define MCF_EPORT_EPPAR_EPPA1_BOTH (0xC)
\r
42 #define MCF_EPORT_EPPAR_EPPA2(x) (((x)&0x3)<<0x4)
\r
43 #define MCF_EPORT_EPPAR_EPPA2_LEVEL (0)
\r
44 #define MCF_EPORT_EPPAR_EPPA2_RISING (0x10)
\r
45 #define MCF_EPORT_EPPAR_EPPA2_FALLING (0x20)
\r
46 #define MCF_EPORT_EPPAR_EPPA2_BOTH (0x30)
\r
47 #define MCF_EPORT_EPPAR_EPPA3(x) (((x)&0x3)<<0x6)
\r
48 #define MCF_EPORT_EPPAR_EPPA3_LEVEL (0)
\r
49 #define MCF_EPORT_EPPAR_EPPA3_RISING (0x40)
\r
50 #define MCF_EPORT_EPPAR_EPPA3_FALLING (0x80)
\r
51 #define MCF_EPORT_EPPAR_EPPA3_BOTH (0xC0)
\r
52 #define MCF_EPORT_EPPAR_EPPA4(x) (((x)&0x3)<<0x8)
\r
53 #define MCF_EPORT_EPPAR_EPPA4_LEVEL (0)
\r
54 #define MCF_EPORT_EPPAR_EPPA4_RISING (0x100)
\r
55 #define MCF_EPORT_EPPAR_EPPA4_FALLING (0x200)
\r
56 #define MCF_EPORT_EPPAR_EPPA4_BOTH (0x300)
\r
57 #define MCF_EPORT_EPPAR_EPPA5(x) (((x)&0x3)<<0xA)
\r
58 #define MCF_EPORT_EPPAR_EPPA5_LEVEL (0)
\r
59 #define MCF_EPORT_EPPAR_EPPA5_RISING (0x400)
\r
60 #define MCF_EPORT_EPPAR_EPPA5_FALLING (0x800)
\r
61 #define MCF_EPORT_EPPAR_EPPA5_BOTH (0xC00)
\r
62 #define MCF_EPORT_EPPAR_EPPA6(x) (((x)&0x3)<<0xC)
\r
63 #define MCF_EPORT_EPPAR_EPPA6_LEVEL (0)
\r
64 #define MCF_EPORT_EPPAR_EPPA6_RISING (0x1000)
\r
65 #define MCF_EPORT_EPPAR_EPPA6_FALLING (0x2000)
\r
66 #define MCF_EPORT_EPPAR_EPPA6_BOTH (0x3000)
\r
67 #define MCF_EPORT_EPPAR_EPPA7(x) (((x)&0x3)<<0xE)
\r
68 #define MCF_EPORT_EPPAR_EPPA7_LEVEL (0)
\r
69 #define MCF_EPORT_EPPAR_EPPA7_RISING (0x4000)
\r
70 #define MCF_EPORT_EPPAR_EPPA7_FALLING (0x8000)
\r
71 #define MCF_EPORT_EPPAR_EPPA7_BOTH (0xC000)
\r
72 #define MCF_EPORT_EPPAR_LEVEL (0)
\r
73 #define MCF_EPORT_EPPAR_RISING (0x1)
\r
74 #define MCF_EPORT_EPPAR_FALLING (0x2)
\r
75 #define MCF_EPORT_EPPAR_BOTH (0x3)
\r
77 /* Bit definitions and macros for MCF_EPORT_EPDDR */
\r
78 #define MCF_EPORT_EPDDR_EPDD1 (0x2)
\r
79 #define MCF_EPORT_EPDDR_EPDD2 (0x4)
\r
80 #define MCF_EPORT_EPDDR_EPDD3 (0x8)
\r
81 #define MCF_EPORT_EPDDR_EPDD4 (0x10)
\r
82 #define MCF_EPORT_EPDDR_EPDD5 (0x20)
\r
83 #define MCF_EPORT_EPDDR_EPDD6 (0x40)
\r
84 #define MCF_EPORT_EPDDR_EPDD7 (0x80)
\r
86 /* Bit definitions and macros for MCF_EPORT_EPIER */
\r
87 #define MCF_EPORT_EPIER_EPIE1 (0x2)
\r
88 #define MCF_EPORT_EPIER_EPIE2 (0x4)
\r
89 #define MCF_EPORT_EPIER_EPIE3 (0x8)
\r
90 #define MCF_EPORT_EPIER_EPIE4 (0x10)
\r
91 #define MCF_EPORT_EPIER_EPIE5 (0x20)
\r
92 #define MCF_EPORT_EPIER_EPIE6 (0x40)
\r
93 #define MCF_EPORT_EPIER_EPIE7 (0x80)
\r
95 /* Bit definitions and macros for MCF_EPORT_EPDR */
\r
96 #define MCF_EPORT_EPDR_EPD1 (0x2)
\r
97 #define MCF_EPORT_EPDR_EPD2 (0x4)
\r
98 #define MCF_EPORT_EPDR_EPD3 (0x8)
\r
99 #define MCF_EPORT_EPDR_EPD4 (0x10)
\r
100 #define MCF_EPORT_EPDR_EPD5 (0x20)
\r
101 #define MCF_EPORT_EPDR_EPD6 (0x40)
\r
102 #define MCF_EPORT_EPDR_EPD7 (0x80)
\r
104 /* Bit definitions and macros for MCF_EPORT_EPPDR */
\r
105 #define MCF_EPORT_EPPDR_EPPD1 (0x2)
\r
106 #define MCF_EPORT_EPPDR_EPPD2 (0x4)
\r
107 #define MCF_EPORT_EPPDR_EPPD3 (0x8)
\r
108 #define MCF_EPORT_EPPDR_EPPD4 (0x10)
\r
109 #define MCF_EPORT_EPPDR_EPPD5 (0x20)
\r
110 #define MCF_EPORT_EPPDR_EPPD6 (0x40)
\r
111 #define MCF_EPORT_EPPDR_EPPD7 (0x80)
\r
113 /* Bit definitions and macros for MCF_EPORT_EPFR */
\r
114 #define MCF_EPORT_EPFR_EPF1 (0x2)
\r
115 #define MCF_EPORT_EPFR_EPF2 (0x4)
\r
116 #define MCF_EPORT_EPFR_EPF3 (0x8)
\r
117 #define MCF_EPORT_EPFR_EPF4 (0x10)
\r
118 #define MCF_EPORT_EPFR_EPF5 (0x20)
\r
119 #define MCF_EPORT_EPFR_EPF6 (0x40)
\r
120 #define MCF_EPORT_EPFR_EPF7 (0x80)
\r
123 #endif /* __MCF52221_EPORT_H__ */
\r