1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2008/05/23 Revision: 0.95
\r
7 * (c) Copyright UNIS, a.s. 1997-2008
\r
12 * http : www.processorexpert.com
\r
13 * mail : info@processorexpert.com
\r
16 #ifndef __MCF52221_RCM_H__
\r
17 #define __MCF52221_RCM_H__
\r
20 /*********************************************************************
\r
22 * Reset Controller Module (RCM)
\r
24 *********************************************************************/
\r
26 /* Register read/write macros */
\r
27 #define MCF_RCM_RCR (*(vuint8 *)(0x40110000))
\r
28 #define MCF_RCM_RSR (*(vuint8 *)(0x40110001))
\r
31 /* Bit definitions and macros for MCF_RCM_RCR */
\r
32 #define MCF_RCM_RCR_LVDE (0x1)
\r
33 #define MCF_RCM_RCR_LVDRE (0x4)
\r
34 #define MCF_RCM_RCR_LVDIE (0x8)
\r
35 #define MCF_RCM_RCR_LVDF (0x10)
\r
36 #define MCF_RCM_RCR_FRCRSTOUT (0x40)
\r
37 #define MCF_RCM_RCR_SOFTRST (0x80)
\r
39 /* Bit definitions and macros for MCF_RCM_RSR */
\r
40 #define MCF_RCM_RSR_LOL (0x1)
\r
41 #define MCF_RCM_RSR_LOC (0x2)
\r
42 #define MCF_RCM_RSR_EXT (0x4)
\r
43 #define MCF_RCM_RSR_POR (0x8)
\r
44 #define MCF_RCM_RSR_SOFT (0x20)
\r
45 #define MCF_RCM_RSR_LVD (0x40)
\r
48 #endif /* __MCF52221_RCM_H__ */
\r