2 FreeRTOS V7.0.0 - Copyright (C) 2011 Real Time Engineers Ltd.
\r
5 ***************************************************************************
\r
7 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
8 * Complete, revised, and edited pdf reference manuals are also *
\r
11 * Purchasing FreeRTOS documentation will not only help you, by *
\r
12 * ensuring you get running as quickly as possible and with an *
\r
13 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
14 * the FreeRTOS project to continue with its mission of providing *
\r
15 * professional grade, cross platform, de facto standard solutions *
\r
16 * for microcontrollers - completely free of charge! *
\r
18 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
20 * Thank you for using FreeRTOS, and thank you for your support! *
\r
22 ***************************************************************************
\r
25 This file is part of the FreeRTOS distribution.
\r
27 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
28 the terms of the GNU General Public License (version 2) as published by the
\r
29 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
30 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
31 distribute a combined work that includes FreeRTOS without being obliged to
\r
32 provide the source code for proprietary components outside of the FreeRTOS
\r
33 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
34 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
35 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
36 more details. You should have received a copy of the GNU General Public
\r
37 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
38 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
39 by writing to Richard Barry, contact details for whom are available on the
\r
44 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
47 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
50 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
51 licensing and training services.
\r
55 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
57 NOTE: This driver is primarily to test the scheduler functionality. It does
\r
58 not effectively use the buffers or DMA and is therefore not intended to be
\r
59 an example of an efficient driver. */
\r
61 /* Standard include file. */
\r
64 /* Scheduler include files. */
\r
65 #include "FreeRTOS.h"
\r
69 /* Demo app include files. */
\r
72 /* Hardware definitions. */
\r
73 #define serNO_PARITY ( ( unsigned portCHAR ) 0x02 << 3 )
\r
74 #define ser8DATA_BITS ( ( unsigned portCHAR ) 0x03 )
\r
75 #define ser1STOP_BIT ( ( unsigned portCHAR ) 0x07 )
\r
76 #define serSYSTEM_CLOCK ( ( unsigned portCHAR ) 0xdd )
\r
77 #define serTX_ENABLE ( ( unsigned portCHAR ) 0x04 )
\r
78 #define serRX_ENABLE ( ( unsigned portCHAR ) 0x01 )
\r
79 #define serTX_INT ( ( unsigned portCHAR ) 0x01 )
\r
80 #define serRX_INT ( ( unsigned portCHAR ) 0x02 )
\r
83 /* The queues used to communicate between tasks and ISR's. */
\r
84 static xQueueHandle xRxedChars;
\r
85 static xQueueHandle xCharsForTx;
\r
87 /* Flag used to indicate the tx status. */
\r
88 static portBASE_TYPE xTxHasEnded = pdTRUE;
\r
90 /*-----------------------------------------------------------*/
\r
92 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
94 const unsigned portLONG ulBaudRateDivisor = ( configCPU_CLOCK_HZ / ( 32UL * ulWantedBaud ) );
\r
96 /* Create the queues used by the com test task. */
\r
97 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
98 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
100 xTxHasEnded = pdTRUE;
\r
102 /* Set the pins to UART mode. */
\r
103 MCF_GPIO_PUAPAR |= MCF_GPIO_PUAPAR_UTXD0_UTXD0;
\r
104 MCF_GPIO_PUAPAR |= MCF_GPIO_PUAPAR_URXD0_URXD0;
\r
106 /* Reset the peripheral. */
\r
107 MCF_UART0_UCR = MCF_UART_UCR_RESET_RX;
\r
108 MCF_UART0_UCR = MCF_UART_UCR_RESET_TX;
\r
109 MCF_UART0_UCR = MCF_UART_UCR_RESET_ERROR;
\r
110 MCF_UART0_UCR = MCF_UART_UCR_RESET_BKCHGINT;
\r
111 MCF_UART0_UCR = MCF_UART_UCR_RESET_MR | MCF_UART_UCR_RX_DISABLED | MCF_UART_UCR_TX_DISABLED;
\r
113 /* Configure the UART. */
\r
114 MCF_UART0_UMR1 = serNO_PARITY | ser8DATA_BITS;
\r
115 MCF_UART0_UMR2 = ser1STOP_BIT;
\r
116 MCF_UART0_UCSR = serSYSTEM_CLOCK;
\r
118 MCF_UART0_UBG1 = ( unsigned portCHAR ) ( ( ulBaudRateDivisor >> 8UL ) & 0xffUL );
\r
119 MCF_UART0_UBG2 = ( unsigned portCHAR ) ( ulBaudRateDivisor & 0xffUL );
\r
122 MCF_UART0_UCR = serTX_ENABLE | serRX_ENABLE;
\r
124 /* Configure the interrupt controller. Run the UARTs above the kernel
\r
125 interrupt priority for demo purposes. */
\r
126 MCF_INTC0_ICR13 = ( ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 1 ) << 3 );
\r
127 MCF_INTC0_IMRL &= ~( MCF_INTC_IMRL_INT_MASK13 | 0x01 );
\r
129 /* The Tx interrupt is not enabled until there is data to send. */
\r
130 MCF_UART0_UIMR = serRX_INT;
\r
132 /* Only a single port is implemented so we don't need to return anything. */
\r
135 /*-----------------------------------------------------------*/
\r
137 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
139 /* Only one port is supported. */
\r
142 /* Get the next character from the buffer. Return false if no characters
\r
143 are available or arrive before xBlockTime expires. */
\r
144 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
153 /*-----------------------------------------------------------*/
\r
155 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
157 /* Only one port is supported. */
\r
160 /* Return false if after the block time there is no room on the Tx queue. */
\r
161 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
\r
166 /* A critical section should not be required as xTxHasEnded will not be
\r
167 written to by the ISR if it is already 0 (is this correct?). */
\r
168 if( xTxHasEnded != pdFALSE )
\r
170 xTxHasEnded = pdFALSE;
\r
171 MCF_UART0_UIMR = serRX_INT | serTX_INT;
\r
176 /*-----------------------------------------------------------*/
\r
178 void vSerialClose( xComPortHandle xPort )
\r
182 /*-----------------------------------------------------------*/
\r
184 __declspec(interrupt:0) void vUART0InterruptHandler( void )
\r
186 unsigned portCHAR ucChar;
\r
187 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE, xDoneSomething = pdTRUE;
\r
189 while( xDoneSomething != pdFALSE )
\r
191 xDoneSomething = pdFALSE;
\r
193 /* Does the tx buffer contain space? */
\r
194 if( ( MCF_UART0_USR & MCF_UART_USR_TXRDY ) != 0x00 )
\r
196 /* Are there any characters queued to be sent? */
\r
197 if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
\r
199 /* Send the next char. */
\r
200 MCF_UART0_UTB = ucChar;
\r
201 xDoneSomething = pdTRUE;
\r
205 /* Turn off the Tx interrupt until such time as another character
\r
206 is being transmitted. */
\r
207 MCF_UART0_UIMR = serRX_INT;
\r
208 xTxHasEnded = pdTRUE;
\r
212 if( MCF_UART0_USR & MCF_UART_USR_RXRDY )
\r
214 ucChar = MCF_UART0_URB;
\r
215 xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
\r
216 xDoneSomething = pdTRUE;
\r
220 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r