1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2007/03/19 Revision: 0.91
\r
8 #ifndef __MCF52235_PMM_H__
\r
9 #define __MCF52235_PMM_H__
\r
12 /*********************************************************************
\r
14 * Power Management (PMM)
\r
16 *********************************************************************/
\r
18 /* Register read/write macros */
\r
19 #define MCF_PMM_LPICR (*(vuint8 *)(&__IPSBAR[0x12]))
\r
20 #define MCF_PMM_LPCR (*(vuint8 *)(&__IPSBAR[0x110007]))
\r
23 /* Bit definitions and macros for MCF_PMM_LPICR */
\r
24 #define MCF_PMM_LPICR_XLPM_IPL(x) (((x)&0x7)<<0x4)
\r
25 #define MCF_PMM_LPICR_ENBSTOP (0x80)
\r
27 /* Bit definitions and macros for MCF_PMM_LPCR */
\r
28 #define MCF_PMM_LPCR_LVDSE (0x2)
\r
29 #define MCF_PMM_LPCR_STPMD(x) (((x)&0x3)<<0x3)
\r
30 #define MCF_PMM_LPCR_STPMD_SYS_DISABLED (0)
\r
31 #define MCF_PMM_LPCR_STPMD_SYS_CLKOUT_DISABLED (0x8)
\r
32 #define MCF_PMM_LPCR_STPMD_ONLY_OSC_ENABLED (0x10)
\r
33 #define MCF_PMM_LPCR_STPMD_ALL_DISABLED (0x18)
\r
34 #define MCF_PMM_LPCR_LPMD(x) (((x)&0x3)<<0x6)
\r
35 #define MCF_PMM_LPCR_LPMD_RUN (0)
\r
36 #define MCF_PMM_LPCR_LPMD_DOZE (0x40)
\r
37 #define MCF_PMM_LPCR_LPMD_WAIT (0x80)
\r
38 #define MCF_PMM_LPCR_LPMD_STOP (0xC0)
\r
41 #endif /* __MCF52235_PMM_H__ */
\r