1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2007/03/19 Revision: 0.91
\r
8 #ifndef __MCF52235_PWM_H__
\r
9 #define __MCF52235_PWM_H__
\r
12 /*********************************************************************
\r
14 * Pulse Width Modulation (PWM)
\r
16 *********************************************************************/
\r
18 /* Register read/write macros */
\r
19 #define MCF_PWM_PWME (*(vuint8 *)(&__IPSBAR[0x1B0000]))
\r
20 #define MCF_PWM_PWMPOL (*(vuint8 *)(&__IPSBAR[0x1B0001]))
\r
21 #define MCF_PWM_PWMCLK (*(vuint8 *)(&__IPSBAR[0x1B0002]))
\r
22 #define MCF_PWM_PWMPRCLK (*(vuint8 *)(&__IPSBAR[0x1B0003]))
\r
23 #define MCF_PWM_PWMCAE (*(vuint8 *)(&__IPSBAR[0x1B0004]))
\r
24 #define MCF_PWM_PWMCTL (*(vuint8 *)(&__IPSBAR[0x1B0005]))
\r
25 #define MCF_PWM_PWMSCLA (*(vuint8 *)(&__IPSBAR[0x1B0008]))
\r
26 #define MCF_PWM_PWMSCLB (*(vuint8 *)(&__IPSBAR[0x1B0009]))
\r
27 #define MCF_PWM_PWMCNT0 (*(vuint8 *)(&__IPSBAR[0x1B000C]))
\r
28 #define MCF_PWM_PWMCNT1 (*(vuint8 *)(&__IPSBAR[0x1B000D]))
\r
29 #define MCF_PWM_PWMCNT2 (*(vuint8 *)(&__IPSBAR[0x1B000E]))
\r
30 #define MCF_PWM_PWMCNT3 (*(vuint8 *)(&__IPSBAR[0x1B000F]))
\r
31 #define MCF_PWM_PWMCNT4 (*(vuint8 *)(&__IPSBAR[0x1B0010]))
\r
32 #define MCF_PWM_PWMCNT5 (*(vuint8 *)(&__IPSBAR[0x1B0011]))
\r
33 #define MCF_PWM_PWMCNT6 (*(vuint8 *)(&__IPSBAR[0x1B0012]))
\r
34 #define MCF_PWM_PWMCNT7 (*(vuint8 *)(&__IPSBAR[0x1B0013]))
\r
35 #define MCF_PWM_PWMPER0 (*(vuint8 *)(&__IPSBAR[0x1B0014]))
\r
36 #define MCF_PWM_PWMPER1 (*(vuint8 *)(&__IPSBAR[0x1B0015]))
\r
37 #define MCF_PWM_PWMPER2 (*(vuint8 *)(&__IPSBAR[0x1B0016]))
\r
38 #define MCF_PWM_PWMPER3 (*(vuint8 *)(&__IPSBAR[0x1B0017]))
\r
39 #define MCF_PWM_PWMPER4 (*(vuint8 *)(&__IPSBAR[0x1B0018]))
\r
40 #define MCF_PWM_PWMPER5 (*(vuint8 *)(&__IPSBAR[0x1B0019]))
\r
41 #define MCF_PWM_PWMPER6 (*(vuint8 *)(&__IPSBAR[0x1B001A]))
\r
42 #define MCF_PWM_PWMPER7 (*(vuint8 *)(&__IPSBAR[0x1B001B]))
\r
43 #define MCF_PWM_PWMDTY0 (*(vuint8 *)(&__IPSBAR[0x1B001C]))
\r
44 #define MCF_PWM_PWMDTY1 (*(vuint8 *)(&__IPSBAR[0x1B001D]))
\r
45 #define MCF_PWM_PWMDTY2 (*(vuint8 *)(&__IPSBAR[0x1B001E]))
\r
46 #define MCF_PWM_PWMDTY3 (*(vuint8 *)(&__IPSBAR[0x1B001F]))
\r
47 #define MCF_PWM_PWMDTY4 (*(vuint8 *)(&__IPSBAR[0x1B0020]))
\r
48 #define MCF_PWM_PWMDTY5 (*(vuint8 *)(&__IPSBAR[0x1B0021]))
\r
49 #define MCF_PWM_PWMDTY6 (*(vuint8 *)(&__IPSBAR[0x1B0022]))
\r
50 #define MCF_PWM_PWMDTY7 (*(vuint8 *)(&__IPSBAR[0x1B0023]))
\r
51 #define MCF_PWM_PWMSDN (*(vuint8 *)(&__IPSBAR[0x1B0024]))
\r
52 #define MCF_PWM_PWMCNT(x) (*(vuint8 *)(&__IPSBAR[0x1B000C + ((x)*0x1)]))
\r
53 #define MCF_PWM_PWMPER(x) (*(vuint8 *)(&__IPSBAR[0x1B0014 + ((x)*0x1)]))
\r
54 #define MCF_PWM_PWMDTY(x) (*(vuint8 *)(&__IPSBAR[0x1B001C + ((x)*0x1)]))
\r
57 /* Bit definitions and macros for MCF_PWM_PWME */
\r
58 #define MCF_PWM_PWME_PWME0 (0x1)
\r
59 #define MCF_PWM_PWME_PWME1 (0x2)
\r
60 #define MCF_PWM_PWME_PWME2 (0x4)
\r
61 #define MCF_PWM_PWME_PWME3 (0x8)
\r
62 #define MCF_PWM_PWME_PWME4 (0x10)
\r
63 #define MCF_PWM_PWME_PWME5 (0x20)
\r
64 #define MCF_PWM_PWME_PWME6 (0x40)
\r
65 #define MCF_PWM_PWME_PWME7 (0x80)
\r
67 /* Bit definitions and macros for MCF_PWM_PWMPOL */
\r
68 #define MCF_PWM_PWMPOL_PPOL0 (0x1)
\r
69 #define MCF_PWM_PWMPOL_PPOL1 (0x2)
\r
70 #define MCF_PWM_PWMPOL_PPOL2 (0x4)
\r
71 #define MCF_PWM_PWMPOL_PPOL3 (0x8)
\r
72 #define MCF_PWM_PWMPOL_PPOL4 (0x10)
\r
73 #define MCF_PWM_PWMPOL_PPOL5 (0x20)
\r
74 #define MCF_PWM_PWMPOL_PPOL6 (0x40)
\r
75 #define MCF_PWM_PWMPOL_PPOL7 (0x80)
\r
77 /* Bit definitions and macros for MCF_PWM_PWMCLK */
\r
78 #define MCF_PWM_PWMCLK_PCLK0 (0x1)
\r
79 #define MCF_PWM_PWMCLK_PCLK1 (0x2)
\r
80 #define MCF_PWM_PWMCLK_PCLK2 (0x4)
\r
81 #define MCF_PWM_PWMCLK_PCLK3 (0x8)
\r
82 #define MCF_PWM_PWMCLK_PCLK4 (0x10)
\r
83 #define MCF_PWM_PWMCLK_PCLK5 (0x20)
\r
84 #define MCF_PWM_PWMCLK_PCLK6 (0x40)
\r
85 #define MCF_PWM_PWMCLK_PCLK7 (0x80)
\r
87 /* Bit definitions and macros for MCF_PWM_PWMPRCLK */
\r
88 #define MCF_PWM_PWMPRCLK_PCKA(x) (((x)&0x7)<<0)
\r
89 #define MCF_PWM_PWMPRCLK_PCKB(x) (((x)&0x7)<<0x4)
\r
91 /* Bit definitions and macros for MCF_PWM_PWMCAE */
\r
92 #define MCF_PWM_PWMCAE_CAE0 (0x1)
\r
93 #define MCF_PWM_PWMCAE_CAE1 (0x2)
\r
94 #define MCF_PWM_PWMCAE_CAE2 (0x4)
\r
95 #define MCF_PWM_PWMCAE_CAE3 (0x8)
\r
96 #define MCF_PWM_PWMCAE_CAE4 (0x10)
\r
97 #define MCF_PWM_PWMCAE_CAE5 (0x20)
\r
98 #define MCF_PWM_PWMCAE_CAE6 (0x40)
\r
99 #define MCF_PWM_PWMCAE_CAE7 (0x80)
\r
101 /* Bit definitions and macros for MCF_PWM_PWMCTL */
\r
102 #define MCF_PWM_PWMCTL_PFRZ (0x4)
\r
103 #define MCF_PWM_PWMCTL_PSWAI (0x8)
\r
104 #define MCF_PWM_PWMCTL_CON01 (0x10)
\r
105 #define MCF_PWM_PWMCTL_CON23 (0x20)
\r
106 #define MCF_PWM_PWMCTL_CON45 (0x40)
\r
107 #define MCF_PWM_PWMCTL_CON67 (0x80)
\r
109 /* Bit definitions and macros for MCF_PWM_PWMSCLA */
\r
110 #define MCF_PWM_PWMSCLA_SCALEA(x) (((x)&0xFF)<<0)
\r
112 /* Bit definitions and macros for MCF_PWM_PWMSCLB */
\r
113 #define MCF_PWM_PWMSCLB_SCALEB(x) (((x)&0xFF)<<0)
\r
115 /* Bit definitions and macros for MCF_PWM_PWMCNT */
\r
116 #define MCF_PWM_PWMCNT_COUNT(x) (((x)&0xFF)<<0)
\r
118 /* Bit definitions and macros for MCF_PWM_PWMPER */
\r
119 #define MCF_PWM_PWMPER_PERIOD(x) (((x)&0xFF)<<0)
\r
121 /* Bit definitions and macros for MCF_PWM_PWMDTY */
\r
122 #define MCF_PWM_PWMDTY_DUTY(x) (((x)&0xFF)<<0)
\r
124 /* Bit definitions and macros for MCF_PWM_PWMSDN */
\r
125 #define MCF_PWM_PWMSDN_SDNEN (0x1)
\r
126 #define MCF_PWM_PWMSDN_PWM7IL (0x2)
\r
127 #define MCF_PWM_PWMSDN_PWM7IN (0x4)
\r
128 #define MCF_PWM_PWMSDN_LVL (0x10)
\r
129 #define MCF_PWM_PWMSDN_RESTART (0x20)
\r
130 #define MCF_PWM_PWMSDN_IE (0x40)
\r
131 #define MCF_PWM_PWMSDN_IF (0x80)
\r
134 #endif /* __MCF52235_PWM_H__ */
\r
projects / freertos / blob