2 # ##############################################################################
\r
3 # Created by Base System Builder Wizard for Xilinx EDK 10.1.01 Build EDK_K_SP1.3
\r
4 # Fri May 09 11:01:33 2008
\r
5 # Target Board: Xilinx Virtex 4 ML403 Evaluation Platform Rev 1
\r
10 # Processor: ppc405_0
\r
11 # Processor clock frequency: 200.00 MHz
\r
12 # Bus clock frequency: 100.00 MHz
\r
13 # Total Off Chip Memory : 1 MB
\r
15 # ##############################################################################
\r
16 PARAMETER VERSION = 2.1.0
\r
19 PORT fpga_0_RS232_Uart_RX_pin = fpga_0_RS232_Uart_RX, DIR = I
\r
20 PORT fpga_0_RS232_Uart_TX_pin = fpga_0_RS232_Uart_TX, DIR = O
\r
21 PORT fpga_0_LEDs_4Bit_GPIO_IO_pin = fpga_0_LEDs_4Bit_GPIO_IO, DIR = IO, VEC = [0:3]
\r
22 PORT fpga_0_LEDs_Positions_GPIO_IO_pin = fpga_0_LEDs_Positions_GPIO_IO, DIR = IO, VEC = [0:4]
\r
23 PORT fpga_0_SysACE_CompactFlash_SysACE_CLK_pin = fpga_0_SysACE_CompactFlash_SysACE_CLK, DIR = I
\r
24 PORT fpga_0_SysACE_CompactFlash_SysACE_MPA_pin = fpga_0_SysACE_CompactFlash_SysACE_MPA, DIR = O, VEC = [6:1]
\r
25 PORT fpga_0_SysACE_CompactFlash_SysACE_MPD_pin = fpga_0_SysACE_CompactFlash_SysACE_MPD, DIR = IO, VEC = [15:0]
\r
26 PORT fpga_0_SysACE_CompactFlash_SysACE_CEN_pin = fpga_0_SysACE_CompactFlash_SysACE_CEN, DIR = O
\r
27 PORT fpga_0_SysACE_CompactFlash_SysACE_OEN_pin = fpga_0_SysACE_CompactFlash_SysACE_OEN, DIR = O
\r
28 PORT fpga_0_SysACE_CompactFlash_SysACE_WEN_pin = fpga_0_SysACE_CompactFlash_SysACE_WEN, DIR = O
\r
29 PORT fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ, DIR = I
\r
30 PORT fpga_0_SRAM_Mem_A_pin = fpga_0_SRAM_Mem_A, DIR = O, VEC = [9:29]
\r
31 PORT fpga_0_SRAM_Mem_BEN_pin = fpga_0_SRAM_Mem_BEN, DIR = O, VEC = [0:3]
\r
32 PORT fpga_0_SRAM_Mem_WEN_pin = fpga_0_SRAM_Mem_WEN, DIR = O
\r
33 PORT fpga_0_SRAM_Mem_DQ_pin = fpga_0_SRAM_Mem_DQ, DIR = IO, VEC = [0:31]
\r
34 PORT fpga_0_SRAM_Mem_OEN_pin = fpga_0_SRAM_Mem_OEN, DIR = O, VEC = [0:0]
\r
35 PORT fpga_0_SRAM_Mem_CEN_pin = fpga_0_SRAM_Mem_CEN, DIR = O, VEC = [0:0]
\r
36 PORT fpga_0_SRAM_Mem_ADV_LDN_pin = fpga_0_SRAM_Mem_ADV_LDN, DIR = O
\r
37 PORT fpga_0_SRAM_CLOCK = sys_clk_s, DIR = O
\r
38 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
\r
39 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
\r
42 BEGIN ppc405_virtex4
\r
43 PARAMETER INSTANCE = ppc405_0
\r
44 PARAMETER HW_VER = 2.01.a
\r
45 PARAMETER C_FASTEST_PLB_CLOCK = DPLB0
\r
46 PARAMETER C_APU_CONTROL = 0b0000000000000001
\r
47 PARAMETER C_IDCR_BASEADDR = 0b0100000000
\r
48 PARAMETER C_IDCR_HIGHADDR = 0b0111111111
\r
49 BUS_INTERFACE JTAGPPC = jtagppc_0_0
\r
50 BUS_INTERFACE IPLB0 = plb
\r
51 BUS_INTERFACE DPLB0 = plb
\r
52 BUS_INTERFACE RESETPPC = ppc_reset_bus
\r
53 PORT CPMC405CLOCK = proc_clk_s
\r
54 PORT EICC405EXTINPUTIRQ = EICC405EXTINPUTIRQ
\r
58 PARAMETER INSTANCE = jtagppc_0
\r
59 PARAMETER HW_VER = 2.01.a
\r
60 BUS_INTERFACE JTAGPPC0 = jtagppc_0_0
\r
64 PARAMETER INSTANCE = plb
\r
65 PARAMETER C_DCR_INTFCE = 0
\r
66 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 100
\r
67 PARAMETER HW_VER = 1.02.a
\r
68 PORT PLB_Clk = sys_clk_s
\r
69 PORT SYS_Rst = sys_bus_reset
\r
73 PARAMETER INSTANCE = RS232_Uart
\r
74 PARAMETER HW_VER = 1.00.a
\r
75 PARAMETER C_BAUDRATE = 9600
\r
76 PARAMETER C_DATA_BITS = 8
\r
77 PARAMETER C_ODD_PARITY = 0
\r
78 PARAMETER C_USE_PARITY = 0
\r
79 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000
\r
80 PARAMETER C_BASEADDR = 0x84000000
\r
81 PARAMETER C_HIGHADDR = 0x8400ffff
\r
82 BUS_INTERFACE SPLB = plb
\r
83 PORT RX = fpga_0_RS232_Uart_RX
\r
84 PORT TX = fpga_0_RS232_Uart_TX
\r
85 PORT Interrupt = RS232_Uart_Interrupt
\r
89 PARAMETER INSTANCE = LEDs_4Bit
\r
90 PARAMETER HW_VER = 1.00.a
\r
91 PARAMETER C_GPIO_WIDTH = 4
\r
92 PARAMETER C_IS_DUAL = 0
\r
93 PARAMETER C_IS_BIDIR = 1
\r
94 PARAMETER C_ALL_INPUTS = 0
\r
95 PARAMETER C_BASEADDR = 0x81400000
\r
96 PARAMETER C_HIGHADDR = 0x8140ffff
\r
97 BUS_INTERFACE SPLB = plb
\r
98 PORT GPIO_IO = fpga_0_LEDs_4Bit_GPIO_IO
\r
102 PARAMETER INSTANCE = LEDs_Positions
\r
103 PARAMETER HW_VER = 1.00.a
\r
104 PARAMETER C_GPIO_WIDTH = 5
\r
105 PARAMETER C_IS_DUAL = 0
\r
106 PARAMETER C_IS_BIDIR = 1
\r
107 PARAMETER C_ALL_INPUTS = 0
\r
108 PARAMETER C_BASEADDR = 0x81420000
\r
109 PARAMETER C_HIGHADDR = 0x8142ffff
\r
110 BUS_INTERFACE SPLB = plb
\r
111 PORT GPIO_IO = fpga_0_LEDs_Positions_GPIO_IO
\r
115 PARAMETER INSTANCE = SysACE_CompactFlash
\r
116 PARAMETER HW_VER = 1.00.a
\r
117 PARAMETER C_MEM_WIDTH = 16
\r
118 PARAMETER C_BASEADDR = 0x83600000
\r
119 PARAMETER C_HIGHADDR = 0x8360ffff
\r
120 BUS_INTERFACE SPLB = plb
\r
121 PORT SysACE_CLK = fpga_0_SysACE_CompactFlash_SysACE_CLK
\r
122 PORT SysACE_MPA = fpga_0_SysACE_CompactFlash_SysACE_MPA & SysACE_CompactFlash_SysACE_MPA
\r
123 PORT SysACE_MPD = fpga_0_SysACE_CompactFlash_SysACE_MPD
\r
124 PORT SysACE_CEN = fpga_0_SysACE_CompactFlash_SysACE_CEN
\r
125 PORT SysACE_OEN = fpga_0_SysACE_CompactFlash_SysACE_OEN
\r
126 PORT SysACE_WEN = fpga_0_SysACE_CompactFlash_SysACE_WEN
\r
127 PORT SysACE_MPIRQ = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ
\r
131 PARAMETER INSTANCE = SRAM
\r
132 PARAMETER HW_VER = 1.01.a
\r
133 PARAMETER C_MCH_PLB_CLK_PERIOD_PS = 10000
\r
134 PARAMETER C_NUM_BANKS_MEM = 1
\r
135 PARAMETER C_MAX_MEM_WIDTH = 32
\r
136 PARAMETER C_INCLUDE_NEGEDGE_IOREGS = 1
\r
137 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
\r
138 PARAMETER C_MEM0_WIDTH = 32
\r
139 PARAMETER C_SYNCH_MEM_0 = 1
\r
140 PARAMETER C_TCEDV_PS_MEM_0 = 0
\r
141 PARAMETER C_TWC_PS_MEM_0 = 0
\r
142 PARAMETER C_TAVDV_PS_MEM_0 = 0
\r
143 PARAMETER C_TWP_PS_MEM_0 = 0
\r
144 PARAMETER C_THZCE_PS_MEM_0 = 0
\r
145 PARAMETER C_TLZWE_PS_MEM_0 = 0
\r
146 PARAMETER C_MEM0_BASEADDR = 0xfff00000
\r
147 PARAMETER C_MEM0_HIGHADDR = 0xffffffff
\r
148 BUS_INTERFACE SPLB = plb
\r
149 PORT Mem_A = fpga_0_SRAM_Mem_A_split
\r
150 PORT Mem_BEN = fpga_0_SRAM_Mem_BEN
\r
151 PORT Mem_WEN = fpga_0_SRAM_Mem_WEN
\r
152 PORT Mem_DQ = fpga_0_SRAM_Mem_DQ
\r
153 PORT Mem_OEN = fpga_0_SRAM_Mem_OEN
\r
154 PORT Mem_CEN = fpga_0_SRAM_Mem_CEN
\r
155 PORT Mem_ADV_LDN = fpga_0_SRAM_Mem_ADV_LDN
\r
156 PORT RdClk = sys_clk_s
\r
159 BEGIN util_bus_split
\r
160 PARAMETER INSTANCE = SRAM_util_bus_split_0
\r
161 PARAMETER HW_VER = 1.00.a
\r
162 PARAMETER C_SIZE_IN = 32
\r
163 PARAMETER C_LEFT_POS = 9
\r
164 PARAMETER C_SPLIT = 30
\r
165 PORT Sig = fpga_0_SRAM_Mem_A_split
\r
166 PORT Out1 = fpga_0_SRAM_Mem_A
\r
169 BEGIN clock_generator
\r
170 PARAMETER INSTANCE = clock_generator_0
\r
171 PARAMETER HW_VER = 2.01.a
\r
172 PARAMETER C_EXT_RESET_HIGH = 1
\r
173 PARAMETER C_CLKIN_FREQ = 100000000
\r
174 PARAMETER C_CLKOUT0_FREQ = 200000000
\r
175 PARAMETER C_CLKOUT0_BUF = TRUE
\r
176 PARAMETER C_CLKOUT0_PHASE = 0
\r
177 PARAMETER C_CLKOUT0_GROUP = NONE
\r
178 PARAMETER C_CLKOUT1_FREQ = 100000000
\r
179 PARAMETER C_CLKOUT1_BUF = TRUE
\r
180 PARAMETER C_CLKOUT1_PHASE = 0
\r
181 PARAMETER C_CLKOUT1_GROUP = NONE
\r
182 PORT CLKOUT0 = proc_clk_s
\r
183 PORT CLKOUT1 = sys_clk_s
\r
184 PORT CLKIN = dcm_clk_s
\r
185 PORT LOCKED = Dcm_all_locked
\r
189 BEGIN proc_sys_reset
\r
190 PARAMETER INSTANCE = proc_sys_reset_0
\r
191 PARAMETER HW_VER = 2.00.a
\r
192 PARAMETER C_EXT_RESET_HIGH = 0
\r
193 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
\r
194 PORT Slowest_sync_clk = sys_clk_s
\r
195 PORT Dcm_locked = Dcm_all_locked
\r
196 PORT Ext_Reset_In = sys_rst_s
\r
197 PORT Bus_Struct_Reset = sys_bus_reset
\r
198 PORT Peripheral_Reset = sys_periph_reset
\r
202 PARAMETER INSTANCE = xps_intc_0
\r
203 PARAMETER HW_VER = 1.00.a
\r
204 PARAMETER C_BASEADDR = 0x81800000
\r
205 PARAMETER C_HIGHADDR = 0x8180ffff
\r
206 BUS_INTERFACE SPLB = plb
\r
207 PORT Irq = EICC405EXTINPUTIRQ
\r
208 PORT Intr = RS232_Uart_Interrupt
\r