]> git.sur5r.net Git - freertos/blob - Demo/PPC440_DP_FPU_Xilinx_Virtex5_GCC/__xps/bitinit.opt
Update Cortex M3 ports to ensure 8 byte alignment.
[freertos] / Demo / PPC440_DP_FPU_Xilinx_Virtex5_GCC / __xps / bitinit.opt
1    $(PPC440_0_BOOTLOOP) \r