2 FreeRTOS.org V4.8.0 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
\r
30 * and even write all or part of your application on your behalf. *
\r
31 * See http://www.OpenRTOS.com for details of the services we provide to *
\r
32 * expedite your project. *
\r
34 ***************************************************************************
\r
35 ***************************************************************************
\r
37 Please ensure to read the configuration and relevant port sections of the
\r
38 online documentation.
\r
40 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
43 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
46 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
47 licensing and training services.
\r
51 /* Standard includes. */
\r
54 /* Scheduler include files. */
\r
55 #include "FreeRTOS.h"
\r
59 /* Application includes. */
\r
62 /*-----------------------------------------------------------*/
\r
64 /* Constants to setup the microcontroller IO. */
\r
65 #define mainSDA_ENABLE ( ( unsigned portLONG ) 0x0040 )
\r
66 #define mainSCL_ENABLE ( ( unsigned portLONG ) 0x0010 )
\r
68 /* Bit definitions within the I2CONCLR register. */
\r
69 #define i2cSTA_BIT ( ( unsigned portCHAR ) 0x20 )
\r
70 #define i2cSI_BIT ( ( unsigned portCHAR ) 0x08 )
\r
71 #define i2cSTO_BIT ( ( unsigned portCHAR ) 0x10 )
\r
73 /* Constants required to setup the VIC. */
\r
74 #define i2cI2C_VIC_CHANNEL ( ( unsigned portLONG ) 0x0009 )
\r
75 #define i2cI2C_VIC_CHANNEL_BIT ( ( unsigned portLONG ) 0x0200 )
\r
76 #define i2cI2C_VIC_ENABLE ( ( unsigned portLONG ) 0x0020 )
\r
78 /* Misc constants. */
\r
79 #define i2cNO_BLOCK ( ( portTickType ) 0 )
\r
80 #define i2cQUEUE_LENGTH ( ( unsigned portCHAR ) 5 )
\r
81 #define i2cEXTRA_MESSAGES ( ( unsigned portCHAR ) 2 )
\r
82 #define i2cREAD_TX_LEN ( ( unsigned portLONG ) 2 )
\r
83 #define i2cACTIVE_MASTER_MODE ( ( unsigned portCHAR ) 0x40 )
\r
84 #define i2cTIMERL ( 200 )
\r
85 #define i2cTIMERH ( 200 )
\r
87 /* Array of message definitions. See the header file for more information
\r
88 on the structure members. There are two more places in the queue than as
\r
89 defined by i2cQUEUE_LENGTH. This is to ensure that there is always a free
\r
90 message available - one can be in the process of being transmitted and one
\r
91 can be left free. */
\r
92 static xI2CMessage xTxMessages[ i2cQUEUE_LENGTH + i2cEXTRA_MESSAGES ];
\r
94 /* Function in the ARM part of the code used to create the queues. */
\r
95 extern void vI2CISRCreateQueues( unsigned portBASE_TYPE uxQueueLength, xQueueHandle *pxTxMessages, unsigned portLONG **ppulBusFree );
\r
97 /* Index to the next free message in the xTxMessages array. */
\r
98 unsigned portLONG ulNextFreeMessage = ( unsigned portLONG ) 0;
\r
100 /* Queue of messages that are waiting transmission. */
\r
101 static xQueueHandle xMessagesForTx;
\r
103 /* Flag to indicate the state of the I2C ISR state machine. */
\r
104 static unsigned portLONG *pulBusFree;
\r
106 /*-----------------------------------------------------------*/
\r
107 void i2cMessage( const unsigned portCHAR * const pucMessage, portLONG lMessageLength, unsigned portCHAR ucSlaveAddress, unsigned portSHORT usBufferAddress, unsigned portLONG ulDirection, xSemaphoreHandle xMessageCompleteSemaphore, portTickType xBlockTime )
\r
109 extern volatile xI2CMessage *pxCurrentMessage;
\r
110 xI2CMessage *pxNextFreeMessage;
\r
111 signed portBASE_TYPE xReturn;
\r
113 portENTER_CRITICAL();
\r
115 /* This message is guaranteed to be free as there are two more messages
\r
116 than spaces in the queue allowing for one message to be in process of
\r
117 being transmitted and one to be left free. */
\r
118 pxNextFreeMessage = &( xTxMessages[ ulNextFreeMessage ] );
\r
120 /* Fill the message with the data to be sent. */
\r
122 /* Pointer to the actual data. Only a pointer is stored (i.e. the
\r
123 actual data is not copied, so the data being pointed to must still
\r
124 be valid when the message eventually gets sent (it may be queued for
\r
126 pxNextFreeMessage->pucBuffer = ( unsigned portCHAR * ) pucMessage;
\r
128 /* This is the address of the I2C device we are going to transmit this
\r
130 pxNextFreeMessage->ucSlaveAddress = ucSlaveAddress | ( unsigned portCHAR ) ulDirection;
\r
132 /* A semaphore can be used to allow the I2C ISR to indicate that the
\r
133 message has been sent. This can be NULL if you don't want to wait for
\r
134 the message transmission to complete. */
\r
135 pxNextFreeMessage->xMessageCompleteSemaphore = xMessageCompleteSemaphore;
\r
137 /* How many bytes are to be sent? */
\r
138 pxNextFreeMessage->lMessageLength = lMessageLength;
\r
140 /* The address within the WIZnet device to which the data will be
\r
141 written. This could be the address of a register, or alternatively
\r
142 a location within the WIZnet Tx buffer. */
\r
143 pxNextFreeMessage->ucBufferAddressLowByte = ( unsigned portCHAR ) ( usBufferAddress & 0xff );
\r
145 /* Second byte of the address. */
\r
146 usBufferAddress >>= 8;
\r
147 pxNextFreeMessage->ucBufferAddressHighByte = ( unsigned portCHAR ) ( usBufferAddress & 0xff );
\r
149 /* Increment to the next message in the array - with a wrap around check. */
\r
150 ulNextFreeMessage++;
\r
151 if( ulNextFreeMessage >= ( i2cQUEUE_LENGTH + i2cEXTRA_MESSAGES ) )
\r
153 ulNextFreeMessage = ( unsigned portLONG ) 0;
\r
156 /* Is the I2C interrupt in the middle of transmitting a message? */
\r
157 if( *pulBusFree == ( unsigned portLONG ) pdTRUE )
\r
159 /* No message is currently being sent or queued to be sent. We
\r
160 can start the ISR sending this message immediately. */
\r
161 pxCurrentMessage = pxNextFreeMessage;
\r
163 I2C_I2CONCLR = i2cSI_BIT;
\r
164 I2C_I2CONSET = i2cSTA_BIT;
\r
166 *pulBusFree = ( unsigned portLONG ) pdFALSE;
\r
170 /* The I2C interrupt routine is mid sending a message. Queue
\r
171 this message ready to be sent. */
\r
172 xReturn = xQueueSend( xMessagesForTx, &pxNextFreeMessage, xBlockTime );
\r
174 /* We may have blocked while trying to queue the message. If this
\r
175 was the case then the interrupt would have been enabled and we may
\r
176 now find that the I2C interrupt routine is no longer sending a
\r
178 if( ( *pulBusFree == ( unsigned portLONG ) pdTRUE ) && ( xReturn == pdPASS ) )
\r
180 /* Get the next message in the queue (this should be the
\r
181 message we just posted) and start off the transmission
\r
183 xQueueReceive( xMessagesForTx, &pxNextFreeMessage, i2cNO_BLOCK );
\r
184 pxCurrentMessage = pxNextFreeMessage;
\r
186 I2C_I2CONCLR = i2cSI_BIT;
\r
187 I2C_I2CONSET = i2cSTA_BIT;
\r
189 *pulBusFree = ( unsigned portLONG ) pdFALSE;
\r
193 portEXIT_CRITICAL();
\r
195 /*-----------------------------------------------------------*/
\r
197 void i2cInit( void )
\r
199 extern void ( vI2C_ISR_Wrapper )( void );
\r
201 /* Create the queue used to send messages to the ISR. */
\r
202 vI2CISRCreateQueues( i2cQUEUE_LENGTH, &xMessagesForTx, &pulBusFree );
\r
204 /* Configure the I2C hardware. */
\r
206 I2C_I2CONCLR = 0xff;
\r
208 PCB_PINSEL0 |= mainSDA_ENABLE;
\r
209 PCB_PINSEL0 |= mainSCL_ENABLE;
\r
211 I2C_I2SCLL = i2cTIMERL;
\r
212 I2C_I2SCLH = i2cTIMERH;
\r
213 I2C_I2CONSET = i2cACTIVE_MASTER_MODE;
\r
215 portENTER_CRITICAL();
\r
217 /* Setup the VIC for the i2c interrupt. */
\r
218 VICIntSelect &= ~( i2cI2C_VIC_CHANNEL_BIT );
\r
219 VICIntEnable |= i2cI2C_VIC_CHANNEL_BIT;
\r
220 VICVectAddr2 = ( portLONG ) vI2C_ISR_Wrapper;
\r
222 VICVectCntl2 = i2cI2C_VIC_CHANNEL | i2cI2C_VIC_ENABLE;
\r
224 portEXIT_CRITICAL();
\r