2 FreeRTOS.org V4.3.1 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
37 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
39 * This file only supports UART 1
\r
42 /* Standard includes. */
\r
46 /* Scheduler includes. */
\r
47 #include "FreeRTOS.h"
\r
51 /* Demo application includes. */
\r
54 /* Constants required to setup the hardware. */
\r
55 #define serTX_AND_RX ( ( unsigned portCHAR ) 0x03 )
\r
57 /* Misc. constants. */
\r
58 #define serNO_BLOCK ( ( portTickType ) 0 )
\r
60 /* Enable the UART Tx interrupt. */
\r
61 #define vInterruptOn() IFG2 |= UTXIFG1
\r
63 /* The queue used to hold received characters. */
\r
64 static xQueueHandle xRxedChars;
\r
66 /* The queue used to hold characters waiting transmission. */
\r
67 static xQueueHandle xCharsForTx;
\r
69 static volatile portSHORT sTHREEmpty;
\r
71 /* Interrupt service routines. */
\r
72 interrupt (UART1RX_VECTOR) vRxISR( void );
\r
73 interrupt (UART1TX_VECTOR) vTxISR( void );
\r
75 /*-----------------------------------------------------------*/
\r
77 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
79 unsigned portLONG ulBaudRateCount;
\r
81 /* Initialise the hardware. */
\r
83 /* Generate the baud rate constants for the wanted baud rate. */
\r
84 ulBaudRateCount = configCPU_CLOCK_HZ / ulWantedBaud;
\r
86 portENTER_CRITICAL();
\r
88 /* Create the queues used by the com test task. */
\r
89 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
90 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
95 /* Set pin function. */
\r
96 P4SEL |= serTX_AND_RX;
\r
98 /* All other bits remain at zero for n, 8, 1 interrupt driven operation.
\r
100 U1CTL |= CHAR + LISTEN;
\r
103 /* Setup baud rate low byte. */
\r
104 U1BR0 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
106 /* Setup baud rate high byte. */
\r
107 ulBaudRateCount >>= 8UL;
\r
108 U1BR1 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
110 /* Enable ports. */
\r
111 ME2 |= UTXE1 + URXE1;
\r
116 /* Nothing in the buffer yet. */
\r
117 sTHREEmpty = pdTRUE;
\r
119 /* Enable interrupts. */
\r
120 IE2 |= URXIE1 + UTXIE1;
\r
122 portEXIT_CRITICAL();
\r
124 /* Unlike other ports, this serial code does not allow for more than one
\r
125 com port. We therefore don't return a pointer to a port structure and can
\r
126 instead just return NULL. */
\r
129 /*-----------------------------------------------------------*/
\r
131 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
133 /* Get the next character from the buffer. Return false if no characters
\r
134 are available, or arrive before xBlockTime expires. */
\r
135 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
144 /*-----------------------------------------------------------*/
\r
146 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
148 signed portBASE_TYPE xReturn;
\r
150 /* Transmit a character. */
\r
152 portENTER_CRITICAL();
\r
154 if( sTHREEmpty == pdTRUE )
\r
156 /* If sTHREEmpty is true then the UART Tx ISR has indicated that
\r
157 there are no characters queued to be transmitted - so we can
\r
158 write the character directly to the shift Tx register. */
\r
159 sTHREEmpty = pdFALSE;
\r
160 U1TXBUF = cOutChar;
\r
165 /* sTHREEmpty is false, so there are still characters waiting to be
\r
166 transmitted. We have to queue this character so it gets
\r
167 transmitted in turn. */
\r
169 /* Return false if after the block time there is no room on the Tx
\r
170 queue. It is ok to block inside a critical section as each task
\r
171 maintains it's own critical section status. */
\r
172 xReturn = xQueueSend( xCharsForTx, &cOutChar, xBlockTime );
\r
174 /* Depending on queue sizing and task prioritisation: While we
\r
175 were blocked waiting to post on the queue interrupts were not
\r
176 disabled. It is possible that the serial ISR has emptied the
\r
177 Tx queue, in which case we need to start the Tx off again
\r
178 writing directly to the Tx register. */
\r
179 if( ( sTHREEmpty == pdTRUE ) && ( xReturn == pdPASS ) )
\r
181 /* Get back the character we just posted. */
\r
182 xQueueReceive( xCharsForTx, &cOutChar, serNO_BLOCK );
\r
183 sTHREEmpty = pdFALSE;
\r
184 U1TXBUF = cOutChar;
\r
188 portEXIT_CRITICAL();
\r
192 /*-----------------------------------------------------------*/
\r
195 * UART RX interrupt service routine.
\r
197 interrupt (UART1RX_VECTOR) vRxISR( void )
\r
199 signed portCHAR cChar;
\r
201 /* Get the character from the UART and post it on the queue of Rxed
\r
205 if( xQueueSendFromISR( xRxedChars, &cChar, pdFALSE ) )
\r
207 /*If the post causes a task to wake force a context switch
\r
208 as the woken task may have a higher priority than the task we have
\r
213 /*-----------------------------------------------------------*/
\r
216 * UART Tx interrupt service routine.
\r
218 interrupt (UART1TX_VECTOR) vTxISR( void )
\r
220 signed portCHAR cChar;
\r
221 portBASE_TYPE xTaskWoken;
\r
223 /* The previous character has been transmitted. See if there are any
\r
224 further characters waiting transmission. */
\r
226 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
\r
228 /* There was another character queued - transmit it now. */
\r
233 /* There were no other characters to transmit. */
\r
234 sTHREEmpty = pdTRUE;
\r