2 FreeRTOS.org V4.8.0 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * SAVE TIME AND MONEY! Why not get us to quote to get FreeRTOS.org *
\r
30 * running on your hardware - or even write all or part of your application*
\r
31 * for you? See http://www.OpenRTOS.com for details. *
\r
33 ***************************************************************************
\r
34 ***************************************************************************
\r
36 Please ensure to read the configuration and relevant port sections of the
\r
37 online documentation.
\r
39 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
42 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
45 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
46 licensing and training services.
\r
50 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
52 * This file only supports UART 1
\r
55 /* Standard includes. */
\r
59 /* Scheduler includes. */
\r
60 #include "FreeRTOS.h"
\r
64 /* Demo application includes. */
\r
67 /* Constants required to setup the hardware. */
\r
68 #define serTX_AND_RX ( ( unsigned portCHAR ) 0x03 )
\r
70 /* Misc. constants. */
\r
71 #define serNO_BLOCK ( ( portTickType ) 0 )
\r
73 /* Enable the UART Tx interrupt. */
\r
74 #define vInterruptOn() IFG2 |= UTXIFG1
\r
76 /* The queue used to hold received characters. */
\r
77 static xQueueHandle xRxedChars;
\r
79 /* The queue used to hold characters waiting transmission. */
\r
80 static xQueueHandle xCharsForTx;
\r
82 static volatile portSHORT sTHREEmpty;
\r
84 /* Interrupt service routines. */
\r
85 interrupt (UART1RX_VECTOR) vRxISR( void );
\r
86 interrupt (UART1TX_VECTOR) vTxISR( void );
\r
88 /*-----------------------------------------------------------*/
\r
90 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
92 unsigned portLONG ulBaudRateCount;
\r
94 /* Initialise the hardware. */
\r
96 /* Generate the baud rate constants for the wanted baud rate. */
\r
97 ulBaudRateCount = configCPU_CLOCK_HZ / ulWantedBaud;
\r
99 portENTER_CRITICAL();
\r
101 /* Create the queues used by the com test task. */
\r
102 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
103 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
108 /* Set pin function. */
\r
109 P4SEL |= serTX_AND_RX;
\r
111 /* All other bits remain at zero for n, 8, 1 interrupt driven operation.
\r
113 U1CTL |= CHAR + LISTEN;
\r
116 /* Setup baud rate low byte. */
\r
117 U1BR0 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
119 /* Setup baud rate high byte. */
\r
120 ulBaudRateCount >>= 8UL;
\r
121 U1BR1 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
123 /* Enable ports. */
\r
124 ME2 |= UTXE1 + URXE1;
\r
129 /* Nothing in the buffer yet. */
\r
130 sTHREEmpty = pdTRUE;
\r
132 /* Enable interrupts. */
\r
133 IE2 |= URXIE1 + UTXIE1;
\r
135 portEXIT_CRITICAL();
\r
137 /* Unlike other ports, this serial code does not allow for more than one
\r
138 com port. We therefore don't return a pointer to a port structure and can
\r
139 instead just return NULL. */
\r
142 /*-----------------------------------------------------------*/
\r
144 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
146 /* Get the next character from the buffer. Return false if no characters
\r
147 are available, or arrive before xBlockTime expires. */
\r
148 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
157 /*-----------------------------------------------------------*/
\r
159 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
161 signed portBASE_TYPE xReturn;
\r
163 /* Transmit a character. */
\r
165 portENTER_CRITICAL();
\r
167 if( sTHREEmpty == pdTRUE )
\r
169 /* If sTHREEmpty is true then the UART Tx ISR has indicated that
\r
170 there are no characters queued to be transmitted - so we can
\r
171 write the character directly to the shift Tx register. */
\r
172 sTHREEmpty = pdFALSE;
\r
173 U1TXBUF = cOutChar;
\r
178 /* sTHREEmpty is false, so there are still characters waiting to be
\r
179 transmitted. We have to queue this character so it gets
\r
180 transmitted in turn. */
\r
182 /* Return false if after the block time there is no room on the Tx
\r
183 queue. It is ok to block inside a critical section as each task
\r
184 maintains it's own critical section status. */
\r
185 xReturn = xQueueSend( xCharsForTx, &cOutChar, xBlockTime );
\r
187 /* Depending on queue sizing and task prioritisation: While we
\r
188 were blocked waiting to post on the queue interrupts were not
\r
189 disabled. It is possible that the serial ISR has emptied the
\r
190 Tx queue, in which case we need to start the Tx off again
\r
191 writing directly to the Tx register. */
\r
192 if( ( sTHREEmpty == pdTRUE ) && ( xReturn == pdPASS ) )
\r
194 /* Get back the character we just posted. */
\r
195 xQueueReceive( xCharsForTx, &cOutChar, serNO_BLOCK );
\r
196 sTHREEmpty = pdFALSE;
\r
197 U1TXBUF = cOutChar;
\r
201 portEXIT_CRITICAL();
\r
205 /*-----------------------------------------------------------*/
\r
208 * UART RX interrupt service routine.
\r
210 interrupt (UART1RX_VECTOR) vRxISR( void )
\r
212 signed portCHAR cChar;
\r
214 /* Get the character from the UART and post it on the queue of Rxed
\r
218 if( xQueueSendFromISR( xRxedChars, &cChar, pdFALSE ) )
\r
220 /*If the post causes a task to wake force a context switch
\r
221 as the woken task may have a higher priority than the task we have
\r
226 /*-----------------------------------------------------------*/
\r
229 * UART Tx interrupt service routine.
\r
231 interrupt (UART1TX_VECTOR) vTxISR( void )
\r
233 signed portCHAR cChar;
\r
234 portBASE_TYPE xTaskWoken;
\r
236 /* The previous character has been transmitted. See if there are any
\r
237 further characters waiting transmission. */
\r
239 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
\r
241 /* There was another character queued - transmit it now. */
\r
246 /* There were no other characters to transmit. */
\r
247 sTHREEmpty = pdTRUE;
\r