2 FreeRTOS.org V5.1.0 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
\r
30 * and even write all or part of your application on your behalf. *
\r
31 * See http://www.OpenRTOS.com for details of the services we provide to *
\r
32 * expedite your project. *
\r
34 ***************************************************************************
\r
35 ***************************************************************************
\r
37 Please ensure to read the configuration and relevant port sections of the
\r
38 online documentation.
\r
40 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
43 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
46 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
47 licensing and training services.
\r
51 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
53 * This file only supports UART 1
\r
56 /* Standard includes. */
\r
59 /* Scheduler includes. */
\r
60 #include "FreeRTOS.h"
\r
64 /* Demo application includes. */
\r
67 /* Constants required to setup the hardware. */
\r
68 #define serTX_AND_RX ( ( unsigned portCHAR ) 0x03 )
\r
70 /* Misc. constants. */
\r
71 #define serNO_BLOCK ( ( portTickType ) 0 )
\r
73 /* Enable the UART Tx interrupt. */
\r
74 #define vInterruptOn() IFG2 |= UTXIFG1
\r
76 /* The queue used to hold received characters. */
\r
77 static xQueueHandle xRxedChars;
\r
79 /* The queue used to hold characters waiting transmission. */
\r
80 static xQueueHandle xCharsForTx;
\r
82 static volatile portSHORT sTHREEmpty;
\r
84 /*-----------------------------------------------------------*/
\r
86 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
88 unsigned portLONG ulBaudRateCount;
\r
90 /* Initialise the hardware. */
\r
92 /* Generate the baud rate constants for the wanted baud rate. */
\r
93 ulBaudRateCount = configCPU_CLOCK_HZ / ulWantedBaud;
\r
95 portENTER_CRITICAL();
\r
97 /* Create the queues used by the com test task. */
\r
98 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
99 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
104 /* Set pin function. */
\r
105 P4SEL |= serTX_AND_RX;
\r
107 /* All other bits remain at zero for n, 8, 1 interrupt driven operation.
\r
109 U1CTL |= CHAR + LISTEN;
\r
112 /* Setup baud rate low byte. */
\r
113 U1BR0 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
115 /* Setup baud rate high byte. */
\r
116 ulBaudRateCount >>= 8UL;
\r
117 U1BR1 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
119 /* Enable ports. */
\r
120 ME2 |= UTXE1 + URXE1;
\r
125 /* Nothing in the buffer yet. */
\r
126 sTHREEmpty = pdTRUE;
\r
128 /* Enable interrupts. */
\r
129 IE2 |= URXIE1 + UTXIE1;
\r
131 portEXIT_CRITICAL();
\r
133 /* Unlike other ports, this serial code does not allow for more than one
\r
134 com port. We therefore don't return a pointer to a port structure and can
\r
135 instead just return NULL. */
\r
138 /*-----------------------------------------------------------*/
\r
140 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
142 /* Get the next character from the buffer. Return false if no characters
\r
143 are available, or arrive before xBlockTime expires. */
\r
144 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
153 /*-----------------------------------------------------------*/
\r
155 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
157 signed portBASE_TYPE xReturn;
\r
159 /* Transmit a character. */
\r
161 portENTER_CRITICAL();
\r
163 if( sTHREEmpty == pdTRUE )
\r
165 /* If sTHREEmpty is true then the UART Tx ISR has indicated that
\r
166 there are no characters queued to be transmitted - so we can
\r
167 write the character directly to the shift Tx register. */
\r
168 sTHREEmpty = pdFALSE;
\r
169 U1TXBUF = cOutChar;
\r
174 /* sTHREEmpty is false, so there are still characters waiting to be
\r
175 transmitted. We have to queue this character so it gets
\r
176 transmitted in turn. */
\r
178 /* Return false if after the block time there is no room on the Tx
\r
179 queue. It is ok to block inside a critical section as each task
\r
180 maintains it's own critical section status. */
\r
181 xReturn = xQueueSend( xCharsForTx, &cOutChar, xBlockTime );
\r
183 /* Depending on queue sizing and task prioritisation: While we
\r
184 were blocked waiting to post on the queue interrupts were not
\r
185 disabled. It is possible that the serial ISR has emptied the
\r
186 Tx queue, in which case we need to start the Tx off again
\r
187 writing directly to the Tx register. */
\r
188 if( ( sTHREEmpty == pdTRUE ) && ( xReturn == pdPASS ) )
\r
190 /* Get back the character we just posted. */
\r
191 xQueueReceive( xCharsForTx, &cOutChar, serNO_BLOCK );
\r
192 sTHREEmpty = pdFALSE;
\r
193 U1TXBUF = cOutChar;
\r
197 portEXIT_CRITICAL();
\r
201 /*-----------------------------------------------------------*/
\r
203 #if configINTERRUPT_EXAMPLE_METHOD == 1
\r
206 * UART RX interrupt service routine.
\r
208 #pragma vector=UART1RX_VECTOR
\r
209 __interrupt void vRxISR( void )
\r
211 signed portCHAR cChar;
\r
212 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
214 /* Get the character from the UART and post it on the queue of Rxed
\r
218 xQueueSendFromISR( xRxedChars, &cChar, &xHigherPriorityTaskWoken );
\r
220 if( xHigherPriorityTaskWoken )
\r
222 /*If the post causes a task to wake force a context switch
\r
223 as the woken task may have a higher priority than the task we have
\r
228 /* Make sure any low power mode bits are clear before leaving the ISR. */
\r
229 __bic_SR_register_on_exit( SCG1 + SCG0 + OSCOFF + CPUOFF );
\r
231 /*-----------------------------------------------------------*/
\r
234 * UART Tx interrupt service routine.
\r
236 #pragma vector=UART1TX_VECTOR
\r
237 __interrupt void vTxISR( void )
\r
239 signed portCHAR cChar;
\r
240 portBASE_TYPE xTaskWoken = pdFALSE;
\r
242 /* The previous character has been transmitted. See if there are any
\r
243 further characters waiting transmission. */
\r
245 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
\r
247 /* There was another character queued - transmit it now. */
\r
252 /* There were no other characters to transmit. */
\r
253 sTHREEmpty = pdTRUE;
\r
256 /* Make sure any low power mode bits are clear before leaving the ISR. */
\r
257 __bic_SR_register_on_exit( SCG1 + SCG0 + OSCOFF + CPUOFF );
\r
259 /*-----------------------------------------------------------*/
\r
261 #elif configINTERRUPT_EXAMPLE_METHOD == 2
\r
263 /* This is a standard C function as an assembly file wrapper is used as an
\r
264 interrupt entry point. */
\r
265 void vRxISR( void )
\r
267 signed portCHAR cChar;
\r
268 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
270 /* Get the character from the UART and post it on the queue of Rxed
\r
274 xQueueSendFromISR( xRxedChars, &cChar, &xHigherPriorityTaskWoken );
\r
276 /*If the post causes a task to wake force a context switch
\r
277 as the woken task may have a higher priority than the task we have
\r
279 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
\r
281 /*-----------------------------------------------------------*/
\r
283 /* This is a standard C function as an assembly file wrapper is used as an
\r
284 interrupt entry point. */
\r
285 void vTxISR( void )
\r
287 signed portCHAR cChar;
\r
288 portBASE_TYPE xTaskWoken = pdFALSE;
\r
290 /* The previous character has been transmitted. See if there are any
\r
291 further characters waiting transmission. */
\r
293 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
\r
295 /* There was another character queued - transmit it now. */
\r
300 /* There were no other characters to transmit. */
\r
301 sTHREEmpty = pdTRUE;
\r
305 #endif /* configINTERRUPT_EXAMPLE_METHOD */
\r
306 /*-----------------------------------------------------------*/
\r