git.sur5r.net Git - freertos/blob - Demo/msp430_IAR/settings/RTOSDemo.dni

   1 [Interrupts]\r
   2 Enabled=1\r
   3 [MemoryMap]\r
   4 Enabled=0\r
   5 Base=0\r
   6 UseAuto=0\r
   7 TypeViolation=1\r
   8 UnspecRange=1\r
   9 ActionState=1\r
  10 [TraceHelper]\r
  11 Enabled=0\r
  12 ShowSource=1\r
  13 [State Storage]\r
  14 Control Register=0\r
  15 [Sequencer]\r
  16 Control Register=0\r
  17 NextState0=0\r
  18 NextState1=0\r
  19 [Action Register]\r
  20 Break=3\r
  21 State Storage=0\r
  22 [DisAssemblyWindow]\r
  23 NumStates=_ 1\r
  24 State 1=_ 1\r
  25 [Profiling]\r
  26 Enabled=0\r
  27 [StackPlugin]\r
  28 Enabled=1\r
  29 OverflowWarningsEnabled=1\r
  30 WarningThreshold=90\r
  31 SpWarningsEnabled=1\r
  32 WarnHow=0\r
  33 UseTrigger=1\r
  34 TriggerName=main\r
  35 LimitSize=0\r
  36 ByteLimit=50\r
  37 [Log file]\r
  38 LoggingEnabled=_ 0\r
  39 LogFile=_ ""\r
  40 Category=_ 0\r
  41 [TermIOLog]\r
  42 LoggingEnabled=_ 0\r
  43 LogFile=_ ""\r
  44 [Breakpoints]\r
  45 Count=0\r
  46 [FET]\r
  47 Clock mode=14\r
  48 Extended Clock mode=61663\r
  49 Extended Clock Control Enable=0\r
  50 Advanced Extended Clock Control=0\r
  51 Emulation mode=0\r
  52 Free running=0\r
  53 Shutting Down=3\r
  54 [Memory Dump]\r
  55 Start address=\r
  56 Lenghth=\r
  57 Address info=0\r
  58 Format=0\r
  59 Dump registers=0\r
  60 PC=0\r
  61 SP=0\r
  62 SR=0\r
  63 all registers=0\r
  64 File name=\r