2 FreeRTOS V7.5.1 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
4 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
6 ***************************************************************************
\r
8 * FreeRTOS provides completely free yet professionally developed, *
\r
9 * robust, strictly quality controlled, supported, and cross *
\r
10 * platform software that has become a de facto standard. *
\r
12 * Help yourself get started quickly and support the FreeRTOS *
\r
13 * project by purchasing a FreeRTOS tutorial book, reference *
\r
14 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
18 ***************************************************************************
\r
20 This file is part of the FreeRTOS distribution.
\r
22 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
23 the terms of the GNU General Public License (version 2) as published by the
\r
24 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
26 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
27 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
28 >>! the source code for proprietary components outside of the FreeRTOS
\r
31 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
32 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
33 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
34 link: http://www.freertos.org/a00114.html
\r
38 ***************************************************************************
\r
40 * Having a problem? Start by reading the FAQ "My application does *
\r
41 * not run, what could be wrong?" *
\r
43 * http://www.FreeRTOS.org/FAQHelp.html *
\r
45 ***************************************************************************
\r
47 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
48 license and Real Time Engineers Ltd. contact details.
\r
50 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
51 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
52 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
54 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
55 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
56 licenses offer ticketed support, indemnification and middleware.
\r
58 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
59 engineered and independently SIL3 certified version for use in safety and
\r
60 mission critical applications that require provable dependability.
\r
65 /* Standard includes. */
\r
68 /* Scheduler includes. */
\r
69 #include "FreeRTOS.h"
\r
73 /* Demo application includes. */
\r
74 #include "SAM7_EMAC.h"
\r
79 /* Hardware specific includes. */
\r
82 #include "AT91SAM7X256.h"
\r
85 /* USE_RMII_INTERFACE must be defined as 1 to use an RMII interface, or 0
\r
86 to use an MII interface. */
\r
87 #define USE_RMII_INTERFACE 0
\r
89 /* The buffer addresses written into the descriptors must be aligned so the
\r
90 last few bits are zero. These bits have special meaning for the EMAC
\r
91 peripheral and cannot be used as part of the address. */
\r
92 #define emacADDRESS_MASK ( ( unsigned long ) 0xFFFFFFFC )
\r
94 /* Bit used within the address stored in the descriptor to mark the last
\r
95 descriptor in the array. */
\r
96 #define emacRX_WRAP_BIT ( ( unsigned long ) 0x02 )
\r
98 /* Bit used within the Tx descriptor status to indicate whether the
\r
99 descriptor is under the control of the EMAC or the software. */
\r
100 #define emacTX_BUF_USED ( ( unsigned long ) 0x80000000 )
\r
102 /* A short delay is used to wait for a buffer to become available, should
\r
103 one not be immediately available when trying to transmit a frame. */
\r
104 #define emacBUFFER_WAIT_DELAY ( 2 )
\r
105 #define emacMAX_WAIT_CYCLES ( configTICK_RATE_HZ / 40 )
\r
107 /* Misc defines. */
\r
108 #define emacINTERRUPT_LEVEL ( 5 )
\r
109 #define emacNO_DELAY ( 0 )
\r
110 #define emacTOTAL_FRAME_HEADER_SIZE ( 54 )
\r
111 #define emacPHY_INIT_DELAY ( 5000 / portTICK_RATE_MS )
\r
112 #define emacRESET_KEY ( ( unsigned long ) 0xA5000000 )
\r
113 #define emacRESET_LENGTH ( ( unsigned long ) ( 0x01 << 8 ) )
\r
115 /* The Atmel header file only defines the TX frame length mask. */
\r
116 #define emacRX_LENGTH_FRAME ( 0xfff )
\r
118 /* Peripheral setup for the EMAC. */
\r
119 #define emacPERIPHERAL_A_SETUP ( ( unsigned long ) AT91C_PB2_ETX0 ) | \
\r
120 ( ( unsigned long ) AT91C_PB12_ETXER ) | \
\r
121 ( ( unsigned long ) AT91C_PB16_ECOL ) | \
\r
122 ( ( unsigned long ) AT91C_PB11_ETX3 ) | \
\r
123 ( ( unsigned long ) AT91C_PB6_ERX1 ) | \
\r
124 ( ( unsigned long ) AT91C_PB15_ERXDV ) | \
\r
125 ( ( unsigned long ) AT91C_PB13_ERX2 ) | \
\r
126 ( ( unsigned long ) AT91C_PB3_ETX1 ) | \
\r
127 ( ( unsigned long ) AT91C_PB8_EMDC ) | \
\r
128 ( ( unsigned long ) AT91C_PB5_ERX0 ) | \
\r
129 ( ( unsigned long ) AT91C_PB14_ERX3 ) | \
\r
130 ( ( unsigned long ) AT91C_PB4_ECRS_ECRSDV ) | \
\r
131 ( ( unsigned long ) AT91C_PB1_ETXEN ) | \
\r
132 ( ( unsigned long ) AT91C_PB10_ETX2 ) | \
\r
133 ( ( unsigned long ) AT91C_PB0_ETXCK_EREFCK ) | \
\r
134 ( ( unsigned long ) AT91C_PB9_EMDIO ) | \
\r
135 ( ( unsigned long ) AT91C_PB7_ERXER ) | \
\r
136 ( ( unsigned long ) AT91C_PB17_ERXCK );
\r
138 /*-----------------------------------------------------------*/
\r
141 * Prototype for the EMAC interrupt function - called by the asm wrapper.
\r
143 extern void vEMACISR_Wrapper( void ) __attribute__((naked));
\r
146 * Initialise both the Tx and Rx descriptors used by the EMAC.
\r
148 static void prvSetupDescriptors(void);
\r
151 * Write our MAC address into the EMAC. The MAC address is set as one of the
\r
154 static void prvSetupMACAddress( void );
\r
157 * Configure the EMAC and AIC for EMAC interrupts.
\r
159 static void prvSetupEMACInterrupt( void );
\r
162 * Some initialisation functions taken from the Atmel EMAC sample code.
\r
164 static void vReadPHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long *pulValue );
\r
165 #if USE_RMII_INTERFACE != 1
\r
166 static void vWritePHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long ulValue);
\r
168 static portBASE_TYPE xGetLinkSpeed( void );
\r
169 static portBASE_TYPE prvProbePHY( void );
\r
171 /*-----------------------------------------------------------*/
\r
173 /* Buffer written to by the EMAC DMA. Must be aligned as described by the
\r
174 comment above the emacADDRESS_MASK definition. */
\r
175 #pragma data_alignment=8
\r
176 static volatile char pcRxBuffer[ NB_RX_BUFFERS * ETH_RX_BUFFER_SIZE ];
\r
178 /* Buffer read by the EMAC DMA. Must be aligned as described by he comment
\r
179 above the emacADDRESS_MASK definition. */
\r
180 #pragma data_alignment=8
\r
181 static char pcTxBuffer[ NB_TX_BUFFERS * ETH_TX_BUFFER_SIZE ];
\r
183 /* Descriptors used to communicate between the program and the EMAC peripheral.
\r
184 These descriptors hold the locations and state of the Rx and Tx buffers. */
\r
185 static volatile AT91S_TxTdDescriptor xTxDescriptors[ NB_TX_BUFFERS ];
\r
186 static volatile AT91S_RxTdDescriptor xRxDescriptors[ NB_RX_BUFFERS ];
\r
188 /* The IP and Ethernet addresses are read from the uIP setup. */
\r
189 const char cMACAddress[ 6 ] = { uipMAC_ADDR0, uipMAC_ADDR1, uipMAC_ADDR2, uipMAC_ADDR3, uipMAC_ADDR4, uipMAC_ADDR5 };
\r
190 const unsigned char ucIPAddress[ 4 ] = { uipIP_ADDR0, uipIP_ADDR1, uipIP_ADDR2, uipIP_ADDR3 };
\r
192 /* The semaphore used by the EMAC ISR to wake the EMAC task. */
\r
193 static xSemaphoreHandle xSemaphore = NULL;
\r
195 /*-----------------------------------------------------------*/
\r
197 xSemaphoreHandle xEMACInit( void )
\r
199 /* Code supplied by Atmel -------------------------------*/
\r
201 /* Disable pull up on RXDV => PHY normal mode (not in test mode),
\r
202 PHY has internal pull down. */
\r
203 AT91C_BASE_PIOB->PIO_PPUDR = 1 << 15;
\r
205 #if USE_RMII_INTERFACE != 1
\r
206 /* PHY has internal pull down : set MII mode. */
\r
207 AT91C_BASE_PIOB->PIO_PPUDR = 1 << 16;
\r
210 /* Clear PB18 <=> PHY powerdown. */
\r
211 AT91C_BASE_PIOB->PIO_PER = 1 << 18;
\r
212 AT91C_BASE_PIOB->PIO_OER = 1 << 18;
\r
213 AT91C_BASE_PIOB->PIO_CODR = 1 << 18;
\r
215 /* After PHY power up, hardware reset. */
\r
216 AT91C_BASE_RSTC->RSTC_RMR = emacRESET_KEY | emacRESET_LENGTH;
\r
217 AT91C_BASE_RSTC->RSTC_RCR = emacRESET_KEY | AT91C_RSTC_EXTRST;
\r
219 /* Wait for hardware reset end. */
\r
220 while( !( AT91C_BASE_RSTC->RSTC_RSR & AT91C_RSTC_NRSTL ) )
\r
222 __asm volatile ( "NOP" );
\r
224 __asm volatile ( "NOP" );
\r
226 /* Setup the pins. */
\r
227 AT91C_BASE_PIOB->PIO_ASR = emacPERIPHERAL_A_SETUP;
\r
228 AT91C_BASE_PIOB->PIO_PDR = emacPERIPHERAL_A_SETUP;
\r
230 /* Enable com between EMAC PHY.
\r
232 Enable management port. */
\r
233 AT91C_BASE_EMAC->EMAC_NCR |= AT91C_EMAC_MPE;
\r
235 /* MDC = MCK/32. */
\r
236 AT91C_BASE_EMAC->EMAC_NCFGR |= ( 2 ) << 10;
\r
238 /* Wait for PHY auto init end (rather crude delay!). */
\r
239 vTaskDelay( emacPHY_INIT_DELAY );
\r
241 /* PHY configuration. */
\r
242 #if USE_RMII_INTERFACE != 1
\r
244 unsigned long ulControl;
\r
246 /* PHY has internal pull down : disable MII isolate. */
\r
247 vReadPHY( AT91C_PHY_ADDR, MII_BMCR, &ulControl );
\r
248 vReadPHY( AT91C_PHY_ADDR, MII_BMCR, &ulControl );
\r
249 ulControl &= ~BMCR_ISOLATE;
\r
250 vWritePHY( AT91C_PHY_ADDR, MII_BMCR, ulControl );
\r
254 /* Disable management port again. */
\r
255 AT91C_BASE_EMAC->EMAC_NCR &= ~AT91C_EMAC_MPE;
\r
257 #if USE_RMII_INTERFACE != 1
\r
258 /* Enable EMAC in MII mode, enable clock ERXCK and ETXCK. */
\r
259 AT91C_BASE_EMAC->EMAC_USRIO = AT91C_EMAC_CLKEN ;
\r
261 /* Enable EMAC in RMII mode, enable RMII clock (50MHz from oscillator
\r
263 AT91C_BASE_EMAC->EMAC_USRIO = AT91C_EMAC_RMII | AT91C_EMAC_CLKEN ;
\r
266 /* End of code supplied by Atmel ------------------------*/
\r
268 /* Setup the buffers and descriptors. */
\r
269 prvSetupDescriptors();
\r
271 /* Load our MAC address into the EMAC. */
\r
272 prvSetupMACAddress();
\r
274 /* Are we connected? */
\r
275 if( prvProbePHY() )
\r
277 /* Enable the interrupt! */
\r
278 portENTER_CRITICAL();
\r
280 prvSetupEMACInterrupt();
\r
281 vPassEMACSemaphore( xSemaphore );
\r
283 portEXIT_CRITICAL();
\r
288 /*-----------------------------------------------------------*/
\r
290 long lEMACSend( void )
\r
292 static unsigned portBASE_TYPE uxTxBufferIndex = 0;
\r
293 portBASE_TYPE xWaitCycles = 0;
\r
294 long lReturn = pdPASS;
\r
297 /* Is a buffer available? */
\r
298 while( !( xTxDescriptors[ uxTxBufferIndex ].U_Status.status & AT91C_TRANSMIT_OK ) )
\r
300 /* There is no room to write the Tx data to the Tx buffer. Wait a
\r
301 short while, then try again. */
\r
303 if( xWaitCycles > emacMAX_WAIT_CYCLES )
\r
311 vTaskDelay( emacBUFFER_WAIT_DELAY );
\r
315 /* lReturn will only be pdPASS if a buffer is available. */
\r
316 if( lReturn == pdPASS )
\r
318 /* Copy the headers into the Tx buffer. These will be in the uIP buffer. */
\r
319 pcBuffer = ( char * ) xTxDescriptors[ uxTxBufferIndex ].addr;
\r
320 memcpy( ( void * ) pcBuffer, ( void * ) uip_buf, emacTOTAL_FRAME_HEADER_SIZE );
\r
322 /* If there is room, also copy in the application data if any. */
\r
323 if( ( uip_len > emacTOTAL_FRAME_HEADER_SIZE ) && ( uip_len <= ( ETH_TX_BUFFER_SIZE - emacTOTAL_FRAME_HEADER_SIZE ) ) )
\r
325 memcpy( ( void * ) &( pcBuffer[ emacTOTAL_FRAME_HEADER_SIZE ] ), ( void * ) uip_appdata, ( uip_len - emacTOTAL_FRAME_HEADER_SIZE ) );
\r
329 portENTER_CRITICAL();
\r
331 if( uxTxBufferIndex >= ( NB_TX_BUFFERS - 1 ) )
\r
333 /* Fill out the necessary in the descriptor to get the data sent. */
\r
334 xTxDescriptors[ uxTxBufferIndex ].U_Status.status = ( uip_len & ( unsigned long ) AT91C_LENGTH_FRAME )
\r
335 | AT91C_LAST_BUFFER
\r
336 | AT91C_TRANSMIT_WRAP;
\r
337 uxTxBufferIndex = 0;
\r
341 /* Fill out the necessary in the descriptor to get the data sent. */
\r
342 xTxDescriptors[ uxTxBufferIndex ].U_Status.status = ( uip_len & ( unsigned long ) AT91C_LENGTH_FRAME )
\r
343 | AT91C_LAST_BUFFER;
\r
347 AT91C_BASE_EMAC->EMAC_NCR |= AT91C_EMAC_TSTART;
\r
349 portEXIT_CRITICAL();
\r
354 /*-----------------------------------------------------------*/
\r
356 unsigned long ulEMACPoll( void )
\r
358 static unsigned portBASE_TYPE ulNextRxBuffer = 0;
\r
359 unsigned long ulSectionLength = 0, ulLengthSoFar = 0, ulEOF = pdFALSE;
\r
362 /* Skip any fragments. */
\r
363 while( ( xRxDescriptors[ ulNextRxBuffer ].addr & AT91C_OWNERSHIP_BIT ) && !( xRxDescriptors[ ulNextRxBuffer ].U_Status.status & AT91C_SOF ) )
\r
365 /* Mark the buffer as free again. */
\r
366 xRxDescriptors[ ulNextRxBuffer ].addr &= ~( AT91C_OWNERSHIP_BIT );
\r
368 if( ulNextRxBuffer >= NB_RX_BUFFERS )
\r
370 ulNextRxBuffer = 0;
\r
374 /* Is there a packet ready? */
\r
376 while( ( xRxDescriptors[ ulNextRxBuffer ].addr & AT91C_OWNERSHIP_BIT ) && !ulSectionLength )
\r
378 pcSource = ( char * )( xRxDescriptors[ ulNextRxBuffer ].addr & emacADDRESS_MASK );
\r
379 ulSectionLength = xRxDescriptors[ ulNextRxBuffer ].U_Status.status & emacRX_LENGTH_FRAME;
\r
381 if( ulSectionLength == 0 )
\r
383 /* The frame is longer than the buffer pointed to by this
\r
384 descriptor so copy the entire buffer to uIP - then move onto
\r
385 the next descriptor to get the rest of the frame. */
\r
386 if( ( ulLengthSoFar + ETH_RX_BUFFER_SIZE ) <= UIP_BUFSIZE )
\r
388 memcpy( &( uip_buf[ ulLengthSoFar ] ), pcSource, ETH_RX_BUFFER_SIZE );
\r
389 ulLengthSoFar += ETH_RX_BUFFER_SIZE;
\r
394 /* This is the last section of the frame. Copy the section to
\r
396 if( ulSectionLength < UIP_BUFSIZE )
\r
398 /* The section length holds the length of the entire frame.
\r
399 ulLengthSoFar holds the length of the frame sections already
\r
400 copied to uIP, so the length of the final section is
\r
401 ulSectionLength - ulLengthSoFar; */
\r
402 if( ulSectionLength > ulLengthSoFar )
\r
404 memcpy( &( uip_buf[ ulLengthSoFar ] ), pcSource, ( ulSectionLength - ulLengthSoFar ) );
\r
408 /* Is this the last buffer for the frame? If not why? */
\r
409 ulEOF = xRxDescriptors[ ulNextRxBuffer ].U_Status.status & AT91C_EOF;
\r
412 /* Mark the buffer as free again. */
\r
413 xRxDescriptors[ ulNextRxBuffer ].addr &= ~( AT91C_OWNERSHIP_BIT );
\r
415 /* Increment to the next buffer, wrapping if necessary. */
\r
417 if( ulNextRxBuffer >= NB_RX_BUFFERS )
\r
419 ulNextRxBuffer = 0;
\r
423 /* If we obtained data but for some reason did not find the end of the
\r
424 frame then discard the data as it must contain an error. */
\r
427 ulSectionLength = 0;
\r
430 return ulSectionLength;
\r
432 /*-----------------------------------------------------------*/
\r
434 static void prvSetupDescriptors(void)
\r
436 unsigned portBASE_TYPE xIndex;
\r
437 unsigned long ulAddress;
\r
439 /* Initialise xRxDescriptors descriptor. */
\r
440 for( xIndex = 0; xIndex < NB_RX_BUFFERS; ++xIndex )
\r
442 /* Calculate the address of the nth buffer within the array. */
\r
443 ulAddress = ( unsigned long )( pcRxBuffer + ( xIndex * ETH_RX_BUFFER_SIZE ) );
\r
445 /* Write the buffer address into the descriptor. The DMA will place
\r
446 the data at this address when this descriptor is being used. Mask off
\r
447 the bottom bits of the address as these have special meaning. */
\r
448 xRxDescriptors[ xIndex ].addr = ulAddress & emacADDRESS_MASK;
\r
451 /* The last buffer has the wrap bit set so the EMAC knows to wrap back
\r
452 to the first buffer. */
\r
453 xRxDescriptors[ NB_RX_BUFFERS - 1 ].addr |= emacRX_WRAP_BIT;
\r
455 /* Initialise xTxDescriptors. */
\r
456 for( xIndex = 0; xIndex < NB_TX_BUFFERS; ++xIndex )
\r
458 /* Calculate the address of the nth buffer within the array. */
\r
459 ulAddress = ( unsigned long )( pcTxBuffer + ( xIndex * ETH_TX_BUFFER_SIZE ) );
\r
461 /* Write the buffer address into the descriptor. The DMA will read
\r
462 data from here when the descriptor is being used. */
\r
463 xTxDescriptors[ xIndex ].addr = ulAddress & emacADDRESS_MASK;
\r
464 xTxDescriptors[ xIndex ].U_Status.status = AT91C_TRANSMIT_OK;
\r
467 /* The last buffer has the wrap bit set so the EMAC knows to wrap back
\r
468 to the first buffer. */
\r
469 xTxDescriptors[ NB_TX_BUFFERS - 1 ].U_Status.status = AT91C_TRANSMIT_WRAP | AT91C_TRANSMIT_OK;
\r
471 /* Tell the EMAC where to find the descriptors. */
\r
472 AT91C_BASE_EMAC->EMAC_RBQP = ( unsigned long ) xRxDescriptors;
\r
473 AT91C_BASE_EMAC->EMAC_TBQP = ( unsigned long ) xTxDescriptors;
\r
475 /* Clear all the bits in the receive status register. */
\r
476 AT91C_BASE_EMAC->EMAC_RSR = ( AT91C_EMAC_OVR | AT91C_EMAC_REC | AT91C_EMAC_BNA );
\r
478 /* Enable the copy of data into the buffers, ignore broadcasts,
\r
479 and don't copy FCS. */
\r
480 AT91C_BASE_EMAC->EMAC_NCFGR |= ( AT91C_EMAC_CAF | AT91C_EMAC_NBC | AT91C_EMAC_DRFCS);
\r
482 /* Enable Rx and Tx, plus the stats register. */
\r
483 AT91C_BASE_EMAC->EMAC_NCR |= ( AT91C_EMAC_TE | AT91C_EMAC_RE | AT91C_EMAC_WESTAT );
\r
485 /*-----------------------------------------------------------*/
\r
487 static void prvSetupMACAddress( void )
\r
489 /* Must be written SA1L then SA1H. */
\r
490 AT91C_BASE_EMAC->EMAC_SA1L = ( ( unsigned long ) cMACAddress[ 3 ] << 24 ) |
\r
491 ( ( unsigned long ) cMACAddress[ 2 ] << 16 ) |
\r
492 ( ( unsigned long ) cMACAddress[ 1 ] << 8 ) |
\r
495 AT91C_BASE_EMAC->EMAC_SA1H = ( ( unsigned long ) cMACAddress[ 5 ] << 8 ) |
\r
498 /*-----------------------------------------------------------*/
\r
500 static void prvSetupEMACInterrupt( void )
\r
502 /* Create the semaphore used to trigger the EMAC task. */
\r
503 vSemaphoreCreateBinary( xSemaphore );
\r
506 /* We start by 'taking' the semaphore so the ISR can 'give' it when the
\r
507 first interrupt occurs. */
\r
508 xSemaphoreTake( xSemaphore, emacNO_DELAY );
\r
509 portENTER_CRITICAL();
\r
511 /* We want to interrupt on Rx events. */
\r
512 AT91C_BASE_EMAC->EMAC_IER = AT91C_EMAC_RCOMP;
\r
514 /* Enable the interrupts in the AIC. */
\r
515 AT91F_AIC_ConfigureIt( AT91C_ID_EMAC, emacINTERRUPT_LEVEL, AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL, ( void (*)( void ) ) vEMACISR_Wrapper );
\r
516 AT91C_BASE_AIC->AIC_IECR = 0x1 << AT91C_ID_EMAC;
\r
518 portEXIT_CRITICAL();
\r
521 /*-----------------------------------------------------------*/
\r
527 * The following functions are initialisation functions taken from the Atmel
\r
528 * EMAC sample code.
\r
531 static portBASE_TYPE prvProbePHY( void )
\r
533 unsigned long ulPHYId1, ulPHYId2, ulStatus;
\r
534 portBASE_TYPE xReturn = pdPASS;
\r
536 /* Code supplied by Atmel (reformatted) -----------------*/
\r
538 /* Enable management port */
\r
539 AT91C_BASE_EMAC->EMAC_NCR |= AT91C_EMAC_MPE;
\r
540 AT91C_BASE_EMAC->EMAC_NCFGR |= ( 2 ) << 10;
\r
542 /* Read the PHY ID. */
\r
543 vReadPHY( AT91C_PHY_ADDR, MII_PHYSID1, &ulPHYId1 );
\r
544 vReadPHY( AT91C_PHY_ADDR, MII_PHYSID2, &ulPHYId2 );
\r
549 Bits 3:0 Revision Number Four bit manufacturer
\92s revision number.
\r
550 0001 stands for Rev. A, etc.
\r
552 if( ( ( ulPHYId1 << 16 ) | ( ulPHYId2 & 0xfff0 ) ) != MII_DM9161_ID )
\r
554 /* Did not expect this ID. */
\r
559 ulStatus = xGetLinkSpeed();
\r
561 if( ulStatus != pdPASS )
\r
567 /* Disable management port */
\r
568 AT91C_BASE_EMAC->EMAC_NCR &= ~AT91C_EMAC_MPE;
\r
570 /* End of code supplied by Atmel ------------------------*/
\r
574 /*-----------------------------------------------------------*/
\r
576 static void vReadPHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long *pulValue )
\r
578 /* Code supplied by Atmel (reformatted) ----------------------*/
\r
580 AT91C_BASE_EMAC->EMAC_MAN = (AT91C_EMAC_SOF & (0x01<<30))
\r
581 | (2 << 16) | (2 << 28)
\r
582 | ((ucPHYAddress & 0x1f) << 23)
\r
583 | (ucAddress << 18);
\r
585 /* Wait until IDLE bit in Network Status register is cleared. */
\r
586 while( !( AT91C_BASE_EMAC->EMAC_NSR & AT91C_EMAC_IDLE ) )
\r
591 *pulValue = ( AT91C_BASE_EMAC->EMAC_MAN & 0x0000ffff );
\r
593 /* End of code supplied by Atmel ------------------------*/
\r
595 /*-----------------------------------------------------------*/
\r
597 #if USE_RMII_INTERFACE != 1
\r
598 static void vWritePHY( unsigned char ucPHYAddress, unsigned char ucAddress, unsigned long ulValue )
\r
600 /* Code supplied by Atmel (reformatted) ----------------------*/
\r
602 AT91C_BASE_EMAC->EMAC_MAN = (( AT91C_EMAC_SOF & (0x01<<30))
\r
603 | (2 << 16) | (1 << 28)
\r
604 | ((ucPHYAddress & 0x1f) << 23)
\r
605 | (ucAddress << 18))
\r
606 | (ulValue & 0xffff);
\r
608 /* Wait until IDLE bit in Network Status register is cleared */
\r
609 while( !( AT91C_BASE_EMAC->EMAC_NSR & AT91C_EMAC_IDLE ) )
\r
614 /* End of code supplied by Atmel ------------------------*/
\r
617 /*-----------------------------------------------------------*/
\r
619 static portBASE_TYPE xGetLinkSpeed( void )
\r
621 unsigned long ulBMSR, ulBMCR, ulLPA, ulMACCfg, ulSpeed, ulDuplex;
\r
623 /* Code supplied by Atmel (reformatted) -----------------*/
\r
625 /* Link status is latched, so read twice to get current value */
\r
626 vReadPHY(AT91C_PHY_ADDR, MII_BMSR, &ulBMSR);
\r
627 vReadPHY(AT91C_PHY_ADDR, MII_BMSR, &ulBMSR);
\r
629 if( !( ulBMSR & BMSR_LSTATUS ) )
\r
635 vReadPHY(AT91C_PHY_ADDR, MII_BMCR, &ulBMCR);
\r
636 if (ulBMCR & BMCR_ANENABLE)
\r
638 /* AutoNegotiation is enabled. */
\r
639 if (!(ulBMSR & BMSR_ANEGCOMPLETE))
\r
641 /* Auto-negotiation in progress. */
\r
645 vReadPHY(AT91C_PHY_ADDR, MII_LPA, &ulLPA);
\r
646 if( ( ulLPA & LPA_100FULL ) || ( ulLPA & LPA_100HALF ) )
\r
648 ulSpeed = SPEED_100;
\r
652 ulSpeed = SPEED_10;
\r
655 if( ( ulLPA & LPA_100FULL ) || ( ulLPA & LPA_10FULL ) )
\r
657 ulDuplex = DUPLEX_FULL;
\r
661 ulDuplex = DUPLEX_HALF;
\r
666 ulSpeed = ( ulBMCR & BMCR_SPEED100 ) ? SPEED_100 : SPEED_10;
\r
667 ulDuplex = ( ulBMCR & BMCR_FULLDPLX ) ? DUPLEX_FULL : DUPLEX_HALF;
\r
670 /* Update the MAC */
\r
671 ulMACCfg = AT91C_BASE_EMAC->EMAC_NCFGR & ~( AT91C_EMAC_SPD | AT91C_EMAC_FD );
\r
672 if( ulSpeed == SPEED_100 )
\r
674 if( ulDuplex == DUPLEX_FULL )
\r
676 /* 100 Full Duplex */
\r
677 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg | AT91C_EMAC_SPD | AT91C_EMAC_FD;
\r
681 /* 100 Half Duplex */
\r
682 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg | AT91C_EMAC_SPD;
\r
687 if (ulDuplex == DUPLEX_FULL)
\r
689 /* 10 Full Duplex */
\r
690 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg | AT91C_EMAC_FD;
\r
694 /* 10 Half Duplex */
\r
695 AT91C_BASE_EMAC->EMAC_NCFGR = ulMACCfg;
\r
699 /* End of code supplied by Atmel ------------------------*/
\r