1 /******************************************************************************
3 * Copyright (C) 2014 - 2015 Xilinx, Inc. All rights reserved.
5 * Permission is hereby granted, free of charge, to any person obtaining a copy
6 * of this software and associated documentation files (the "Software"), to deal
7 * in the Software without restriction, including without limitation the rights
8 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9 * copies of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
15 * Use of the Software is limited solely to applications:
16 * (a) running on a Xilinx device, or
17 * (b) that interact with a Xilinx device through a bus or interconnect.
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
27 * Except as contained in this notice, the name of the Xilinx shall not be used
28 * in advertising or otherwise to promote the sale, use or other dealings in
29 * this Software without prior written authorization from Xilinx.
31 ******************************************************************************/
32 /*****************************************************************************/
37 * @addtogroup a53_64_cache_apis Cortex A53 64bit Processor Cache Functions
39 * Cache functions provide access to cache related operations such as flush
40 * and invalidate for instruction and data caches. It gives option to perform
41 * the cache operations on a single cacheline, a range of memory and an entire
47 * MODIFICATION HISTORY:
49 * Ver Who Date Changes
50 * ----- ---- -------- -----------------------------------------------
51 * 5.00 pkp 05/29/14 First release
54 ******************************************************************************/
58 #include "xil_types.h"
64 /************************** Constant Definitions *****************************/
65 #define L1_DATA_PREFETCH_CONTROL_MASK 0xE000
66 #define L1_DATA_PREFETCH_CONTROL_SHIFT 13
68 /************************** Function Prototypes ******************************/
69 void Xil_DCacheEnable(void);
70 void Xil_DCacheDisable(void);
71 void Xil_DCacheInvalidate(void);
72 void Xil_DCacheInvalidateRange(INTPTR adr, INTPTR len);
73 void Xil_DCacheInvalidateLine(INTPTR adr);
74 void Xil_DCacheFlush(void);
75 void Xil_DCacheFlushRange(INTPTR adr, INTPTR len);
76 void Xil_DCacheFlushLine(INTPTR adr);
78 void Xil_ICacheEnable(void);
79 void Xil_ICacheDisable(void);
80 void Xil_ICacheInvalidate(void);
81 void Xil_ICacheInvalidateRange(INTPTR adr, INTPTR len);
82 void Xil_ICacheInvalidateLine(INTPTR adr);
83 void Xil_ConfigureL1Prefetch(u8 num);
90 * @} End of "addtogroup a53_64_cache_apis".