2 ; FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd.
\r
4 ; FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 ; http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ; ***************************************************************************
\r
9 ; * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 ; * Complete, revised, and edited pdf reference manuals are also *
\r
13 ; * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 ; * ensuring you get running as quickly as possible and with an *
\r
15 ; * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 ; * the FreeRTOS project to continue with its mission of providing *
\r
17 ; * professional grade, cross platform, de facto standard solutions *
\r
18 ; * for microcontrollers - completely free of charge! *
\r
20 ; * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 ; * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ; ***************************************************************************
\r
27 ; This file is part of the FreeRTOS distribution.
\r
29 ; FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 ; the terms of the GNU General Public License (version 2) as published by the
\r
31 ; Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
33 ; >>>>>>NOTE<<<<<< The modification to the GPL is included to allow you to
\r
34 ; distribute a combined work that includes FreeRTOS without being obliged to
\r
35 ; provide the source code for proprietary components outside of the FreeRTOS
\r
38 ; FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
39 ; WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
40 ; FOR A PARTICULAR PURPOSE. See the GNU General Public License for more
\r
41 ; details. You should have received a copy of the GNU General Public License
\r
42 ; and the FreeRTOS license exception along with FreeRTOS; if not itcan be
\r
43 ; viewed here: http://www.freertos.org/a00114.html and also obtained by
\r
44 ; writing to Real Time Engineers Ltd., contact details for whom are available
\r
45 ; on the FreeRTOS WEB site.
\r
47 ; 1 tab == 4 spaces!
\r
49 ; ***************************************************************************
\r
51 ; * Having a problem? Start by reading the FAQ "My application does *
\r
52 ; * not run, what could be wrong?" *
\r
54 ; * http://www.FreeRTOS.org/FAQHelp.html *
\r
56 ; ***************************************************************************
\r
59 ; http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
60 ; license and Real Time Engineers Ltd. contact details.
\r
62 ; http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
63 ; including FreeRTOS+Trace - an indispensable productivity tool, and our new
\r
64 ; fully thread aware and reentrant UDP/IP stack.
\r
66 ; http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
67 ; Integrity Systems, who sell the code with commercial support,
\r
68 ; indemnification and middleware, under the OpenRTOS brand.
\r
70 ; http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
71 ; engineered and independently SIL3 certified version for use in safety and
\r
72 ; mission critical applications that require provable dependability.
\r
75 #include "FreeRTOSConfig.h"
\r
77 EXPORT vRegTest1Implementation
\r
78 EXPORT vRegTest2Implementation
\r
80 ; This file is built with IAR and ARM compilers. When the ARM compiler
\r
81 ; is used the compiler options must define __IASMARM__ as 0 using the
\r
82 ; --predefine "__IASMARM__ SETA 0" command line option. When compiling
\r
83 ; with IAR __IASMARM__ is automatically set to 1 so no additional assembler
\r
84 ; options are required.
\r
85 SECTION .text:CODE:ROOT(2)
\r
88 ; This function is explained in the comments at the top of main-full.c.
\r
89 vRegTest1Implementation
\r
92 IMPORT ulRegTest1LoopCounter
\r
94 ; Fill each general purpose register with a known value.
\r
110 ; Fill each FPU register with a known value.
\r
145 ; Loop, checking each itteration that each register still contains the
\r
148 ; Yield to increase test coverage
\r
151 ; Check all the VFP registers still contain the values set above.
\r
152 ; First save registers that are clobbered by the test.
\r
157 bne reg1_error_loopf
\r
159 bne reg1_error_loopf
\r
162 bne reg1_error_loopf
\r
164 bne reg1_error_loopf
\r
167 bne reg1_error_loopf
\r
169 bne reg1_error_loopf
\r
172 bne reg1_error_loopf
\r
174 bne reg1_error_loopf
\r
177 bne reg1_error_loopf
\r
179 bne reg1_error_loopf
\r
182 bne reg1_error_loopf
\r
184 bne reg1_error_loopf
\r
187 bne reg1_error_loopf
\r
189 bne reg1_error_loopf
\r
192 bne reg1_error_loopf
\r
194 bne reg1_error_loopf
\r
197 bne reg1_error_loopf
\r
199 bne reg1_error_loopf
\r
202 bne reg1_error_loopf
\r
204 bne reg1_error_loopf
\r
207 bne reg1_error_loopf
\r
209 bne reg1_error_loopf
\r
212 bne reg1_error_loopf
\r
214 bne reg1_error_loopf
\r
217 bne reg1_error_loopf
\r
219 bne reg1_error_loopf
\r
222 bne reg1_error_loopf
\r
224 bne reg1_error_loopf
\r
227 bne reg1_error_loopf
\r
229 bne reg1_error_loopf
\r
232 bne reg1_error_loopf
\r
234 bne reg1_error_loopf
\r
238 bne reg1_error_loopf
\r
240 bne reg1_error_loopf
\r
243 bne reg1_error_loopf
\r
245 bne reg1_error_loopf
\r
248 bne reg1_error_loopf
\r
250 bne reg1_error_loopf
\r
253 bne reg1_error_loopf
\r
255 bne reg1_error_loopf
\r
258 bne reg1_error_loopf
\r
260 bne reg1_error_loopf
\r
263 bne reg1_error_loopf
\r
265 bne reg1_error_loopf
\r
268 bne reg1_error_loopf
\r
270 bne reg1_error_loopf
\r
273 bne reg1_error_loopf
\r
275 bne reg1_error_loopf
\r
278 bne reg1_error_loopf
\r
280 bne reg1_error_loopf
\r
283 bne reg1_error_loopf
\r
285 bne reg1_error_loopf
\r
288 bne reg1_error_loopf
\r
290 bne reg1_error_loopf
\r
293 bne reg1_error_loopf
\r
295 bne reg1_error_loopf
\r
298 bne reg1_error_loopf
\r
300 bne reg1_error_loopf
\r
303 bne reg1_error_loopf
\r
305 bne reg1_error_loopf
\r
308 bne reg1_error_loopf
\r
310 bne reg1_error_loopf
\r
313 bne reg1_error_loopf
\r
315 bne reg1_error_loopf
\r
317 ; Restore the registers that were clobbered by the test.
\r
320 ; VFP register test passed. Jump to the core register test.
\r
324 ; If this line is hit then a VFP register value was found to be
\r
330 ; Test each general purpose register to check that it still contains the
\r
331 ; expected known value, jumping to reg1_error_loop if any register contains
\r
332 ; an unexpected value.
\r
334 bne reg1_error_loop
\r
336 bne reg1_error_loop
\r
338 bne reg1_error_loop
\r
340 bne reg1_error_loop
\r
342 bne reg1_error_loop
\r
344 bne reg1_error_loop
\r
346 bne reg1_error_loop
\r
348 bne reg1_error_loop
\r
350 bne reg1_error_loop
\r
352 bne reg1_error_loop
\r
354 bne reg1_error_loop
\r
356 bne reg1_error_loop
\r
358 bne reg1_error_loop
\r
360 bne reg1_error_loop
\r
362 ; Everything passed, increment the loop counter.
\r
364 ldr r0, =ulRegTest1LoopCounter
\r
374 ; If this line is hit then there was an error in a core register value.
\r
375 ; The loop ensures the loop counter stops incrementing.
\r
379 ;/*-----------------------------------------------------------*/
\r
381 vRegTest2Implementation
\r
384 IMPORT ulRegTest2LoopCounter
\r
386 ; Put a known value in each register.
\r
387 mov r0, #0xFF000000
\r
388 mov r1, #0x11000000
\r
389 mov r2, #0x22000000
\r
390 mov r3, #0x33000000
\r
391 mov r4, #0x44000000
\r
392 mov r5, #0x55000000
\r
393 mov r6, #0x66000000
\r
394 mov r7, #0x77000000
\r
395 mov r8, #0x88000000
\r
396 mov r9, #0x99000000
\r
397 mov r10, #0xAA000000
\r
398 mov r11, #0xBB000000
\r
399 mov r12, #0xCC000000
\r
400 mov r14, #0xEE000000
\r
402 ; Likewise the floating point registers
\r
437 ; Loop, checking each itteration that each register still contains the
\r
440 ; Check all the VFP registers still contain the values set above.
\r
441 ; First save registers that are clobbered by the test.
\r
445 cmp r0, #0xFF000000
\r
446 bne reg2_error_loopf
\r
447 cmp r1, #0x11000000
\r
448 bne reg2_error_loopf
\r
450 cmp r0, #0x22000000
\r
451 bne reg2_error_loopf
\r
452 cmp r1, #0x33000000
\r
453 bne reg2_error_loopf
\r
455 cmp r0, #0x44000000
\r
456 bne reg2_error_loopf
\r
457 cmp r1, #0x55000000
\r
458 bne reg2_error_loopf
\r
460 cmp r0, #0x66000000
\r
461 bne reg2_error_loopf
\r
462 cmp r1, #0x77000000
\r
463 bne reg2_error_loopf
\r
465 cmp r0, #0x88000000
\r
466 bne reg2_error_loopf
\r
467 cmp r1, #0x99000000
\r
468 bne reg2_error_loopf
\r
470 cmp r0, #0xAA000000
\r
471 bne reg2_error_loopf
\r
472 cmp r1, #0xBB000000
\r
473 bne reg2_error_loopf
\r
475 cmp r0, #0xFF000000
\r
476 bne reg2_error_loopf
\r
477 cmp r1, #0x11000000
\r
478 bne reg2_error_loopf
\r
480 cmp r0, #0x22000000
\r
481 bne reg2_error_loopf
\r
482 cmp r1, #0x33000000
\r
483 bne reg2_error_loopf
\r
485 cmp r0, #0x44000000
\r
486 bne reg2_error_loopf
\r
487 cmp r1, #0x55000000
\r
488 bne reg2_error_loopf
\r
490 cmp r0, #0x66000000
\r
491 bne reg2_error_loopf
\r
492 cmp r1, #0x77000000
\r
493 bne reg2_error_loopf
\r
495 cmp r0, #0x88000000
\r
496 bne reg2_error_loopf
\r
497 cmp r1, #0x99000000
\r
498 bne reg2_error_loopf
\r
500 cmp r0, #0xAA000000
\r
501 bne reg2_error_loopf
\r
502 cmp r1, #0xBB000000
\r
503 bne reg2_error_loopf
\r
505 cmp r0, #0xFF000000
\r
506 bne reg2_error_loopf
\r
507 cmp r1, #0x11000000
\r
508 bne reg2_error_loopf
\r
510 cmp r0, #0x22000000
\r
511 bne reg2_error_loopf
\r
512 cmp r1, #0x33000000
\r
513 bne reg2_error_loopf
\r
515 cmp r0, #0x44000000
\r
516 bne reg2_error_loopf
\r
517 cmp r1, #0x55000000
\r
518 bne reg2_error_loopf
\r
520 cmp r0, #0x66000000
\r
521 bne reg2_error_loopf
\r
522 cmp r1, #0x77000000
\r
523 bne reg2_error_loopf
\r
526 cmp r0, #0xFF000000
\r
527 bne reg2_error_loopf
\r
528 cmp r1, #0x11000000
\r
529 bne reg2_error_loopf
\r
531 cmp r0, #0x22000000
\r
532 bne reg2_error_loopf
\r
533 cmp r1, #0x33000000
\r
534 bne reg2_error_loopf
\r
536 cmp r0, #0x44000000
\r
537 bne reg2_error_loopf
\r
538 cmp r1, #0x55000000
\r
539 bne reg2_error_loopf
\r
541 cmp r0, #0x66000000
\r
542 bne reg2_error_loopf
\r
543 cmp r1, #0x77000000
\r
544 bne reg2_error_loopf
\r
546 cmp r0, #0x88000000
\r
547 bne reg2_error_loopf
\r
548 cmp r1, #0x99000000
\r
549 bne reg2_error_loopf
\r
551 cmp r0, #0xAA000000
\r
552 bne reg2_error_loopf
\r
553 cmp r1, #0xBB000000
\r
554 bne reg2_error_loopf
\r
556 cmp r0, #0xFF000000
\r
557 bne reg2_error_loopf
\r
558 cmp r1, #0x11000000
\r
559 bne reg2_error_loopf
\r
561 cmp r0, #0x22000000
\r
562 bne reg2_error_loopf
\r
563 cmp r1, #0x33000000
\r
564 bne reg2_error_loopf
\r
566 cmp r0, #0x44000000
\r
567 bne reg2_error_loopf
\r
568 cmp r1, #0x55000000
\r
569 bne reg2_error_loopf
\r
571 cmp r0, #0x66000000
\r
572 bne reg2_error_loopf
\r
573 cmp r1, #0x77000000
\r
574 bne reg2_error_loopf
\r
576 cmp r0, #0x88000000
\r
577 bne reg2_error_loopf
\r
578 cmp r1, #0x99000000
\r
579 bne reg2_error_loopf
\r
581 cmp r0, #0xAA000000
\r
582 bne reg2_error_loopf
\r
583 cmp r1, #0xBB000000
\r
584 bne reg2_error_loopf
\r
586 cmp r0, #0xFF000000
\r
587 bne reg2_error_loopf
\r
588 cmp r1, #0x11000000
\r
589 bne reg2_error_loopf
\r
591 cmp r0, #0x22000000
\r
592 bne reg2_error_loopf
\r
593 cmp r1, #0x33000000
\r
594 bne reg2_error_loopf
\r
596 cmp r0, #0x44000000
\r
597 bne reg2_error_loopf
\r
598 cmp r1, #0x55000000
\r
599 bne reg2_error_loopf
\r
601 cmp r0, #0x66000000
\r
602 bne reg2_error_loopf
\r
603 cmp r1, #0x77000000
\r
604 bne reg2_error_loopf
\r
606 ; Restore the registers that were clobbered by the test.
\r
609 ; VFP register test passed. Jump to the core register test.
\r
613 ; If this line is hit then a VFP register value was found to be
\r
619 cmp r0, #0xFF000000
\r
620 bne reg2_error_loop
\r
621 cmp r1, #0x11000000
\r
622 bne reg2_error_loop
\r
623 cmp r2, #0x22000000
\r
624 bne reg2_error_loop
\r
625 cmp r3, #0x33000000
\r
626 bne reg2_error_loop
\r
627 cmp r4, #0x44000000
\r
628 bne reg2_error_loop
\r
629 cmp r5, #0x55000000
\r
630 bne reg2_error_loop
\r
631 cmp r6, #0x66000000
\r
632 bne reg2_error_loop
\r
633 cmp r7, #0x77000000
\r
634 bne reg2_error_loop
\r
635 cmp r8, #0x88000000
\r
636 bne reg2_error_loop
\r
637 cmp r9, #0x99000000
\r
638 bne reg2_error_loop
\r
639 cmp r10, #0xAA000000
\r
640 bne reg2_error_loop
\r
641 cmp r11, #0xBB000000
\r
642 bne reg2_error_loop
\r
643 cmp r12, #0xCC000000
\r
644 bne reg2_error_loop
\r
645 cmp r14, #0xEE000000
\r
646 bne reg2_error_loop
\r
648 ; Everything passed, increment the loop counter.
\r
650 ldr r0, =ulRegTest2LoopCounter
\r
660 ; If this line is hit then there was an error in a core register value.
\r
661 ; The loop ensures the loop counter stops incrementing.
\r