1 /******************************************************************************
3 * Copyright (C) 2009 - 2014 Xilinx, Inc. All rights reserved.
5 * Permission is hereby granted, free of charge, to any person obtaining a copy
6 * of this software and associated documentation files (the "Software"), to deal
7 * in the Software without restriction, including without limitation the rights
8 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9 * copies of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
15 * Use of the Software is limited solely to applications:
16 * (a) running on a Xilinx device, or
17 * (b) that interact with a Xilinx device through a bus or interconnect.
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
27 * Except as contained in this notice, the name of the Xilinx shall not be used
28 * in advertising or otherwise to promote the sale, use or other dealings in
29 * this Software without prior written authorization from Xilinx.
31 ******************************************************************************/
32 /****************************************************************************/
37 * This file contains the implementation of the interface reset functionality
41 * MODIFICATION HISTORY:
43 * Ver Who Date Changes
44 * ----- ------ -------- ----------------------------------------------
45 * 1.06a kpc 10/07/13 First release
48 *****************************************************************************/
50 /***************************** Include Files ********************************/
51 #include "xdmaps_hw.h"
53 /************************** Constant Definitions ****************************/
55 /**************************** Type Definitions ******************************/
57 /***************** Macros (Inline Functions) Definitions ********************/
58 #ifndef XDMAPS_MAX_WAIT
59 #define XDMAPS_MAX_WAIT 4000
61 /************************** Function Prototypes *****************************/
63 /************************** Variable Definitions ****************************/
65 /*****************************************************************************/
67 * This function perform the reset sequence to the given dmaps interface by
68 * configuring the appropriate control bits in the dmaps specifc registers
69 * the dmaps reset squence involves the following steps
70 * Disable all the interuupts
71 * Clear the pending interrupts
72 * Kill all the active channel threads
73 * Kill the manager thread
75 * @param BaseAddress of the interface
80 * This function will not modify the slcr registers that are relavant for
82 ******************************************************************************/
83 void XDmaPs_ResetHw(u32 BaseAddress)
89 /* Disable all the interrupts */
90 XDmaPs_WriteReg(BaseAddress, XDMAPS_INTEN_OFFSET, 0x00);
91 /* Clear the interrupts */
92 XDmaPs_WriteReg(BaseAddress, XDMAPS_INTCLR_OFFSET, XDMAPS_INTCLR_ALL_MASK);
93 /* Kill the dma channel threads */
94 for (ChanIndex=0; ChanIndex < XDMAPS_CHANNELS_PER_DEV; ChanIndex++) {
95 while ((XDmaPs_ReadReg(BaseAddress, XDMAPS_DBGSTATUS_OFFSET)
96 & XDMAPS_DBGSTATUS_BUSY)
97 && (WaitCount < XDMAPS_MAX_WAIT))
100 DbgInst = XDmaPs_DBGINST0(0, 0x01, ChanIndex, 1);
101 XDmaPs_WriteReg(BaseAddress, XDMAPS_DBGINST0_OFFSET, DbgInst);
102 XDmaPs_WriteReg(BaseAddress, XDMAPS_DBGINST1_OFFSET, 0x0);
103 XDmaPs_WriteReg(BaseAddress, XDMAPS_DBGCMD_OFFSET, 0x0);
105 /* Kill the manager thread */
106 DbgInst = XDmaPs_DBGINST0(0, 0x01, 0, 0);
107 XDmaPs_WriteReg(BaseAddress, XDMAPS_DBGINST0_OFFSET, DbgInst);
108 XDmaPs_WriteReg(BaseAddress, XDMAPS_DBGINST1_OFFSET, 0x0);
109 XDmaPs_WriteReg(BaseAddress, XDMAPS_DBGCMD_OFFSET, 0x0);