1 /******************************************************************************
3 * Copyright (C) 2010 - 2015 Xilinx, Inc. All rights reserved.
5 * Permission is hereby granted, free of charge, to any person obtaining a copy
6 * of this software and associated documentation files (the "Software"), to deal
7 * in the Software without restriction, including without limitation the rights
8 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9 * copies of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
15 * Use of the Software is limited solely to applications:
16 * (a) running on a Xilinx device, or
17 * (b) that interact with a Xilinx device through a bus or interconnect.
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
27 * Except as contained in this notice, the name of the Xilinx shall not be used
28 * in advertising or otherwise to promote the sale, use or other dealings in
29 * this Software without prior written authorization from Xilinx.
31 ******************************************************************************/
32 /*****************************************************************************/
37 * Contains L1 and L2 specific functions for the ARM cache functionality
38 * used by xcache.c. This functionality is being made available here for
39 * more sophisticated users.
41 * @addtogroup a9_cache_apis
44 * MODIFICATION HISTORY:
46 * Ver Who Date Changes
47 * ----- ---- -------- -----------------------------------------------
48 * 1.00a ecm 01/24/10 First release
51 ******************************************************************************/
52 #ifndef XIL_CACHE_MACH_H
53 #define XIL_CACHE_MACH_H
55 #include "xil_types.h"
60 /************************** Function Prototypes ******************************/
62 void Xil_DCacheInvalidateLine(u32 adr);
63 void Xil_DCacheFlushLine(u32 adr);
64 void Xil_DCacheStoreLine(u32 adr);
65 void Xil_ICacheInvalidateLine(u32 adr);
67 void Xil_L1DCacheEnable(void);
68 void Xil_L1DCacheDisable(void);
69 void Xil_L1DCacheInvalidate(void);
70 void Xil_L1DCacheInvalidateLine(u32 adr);
71 void Xil_L1DCacheInvalidateRange(u32 adr, u32 len);
72 void Xil_L1DCacheFlush(void);
73 void Xil_L1DCacheFlushLine(u32 adr);
74 void Xil_L1DCacheFlushRange(u32 adr, u32 len);
75 void Xil_L1DCacheStoreLine(u32 adr);
77 void Xil_L1ICacheEnable(void);
78 void Xil_L1ICacheDisable(void);
79 void Xil_L1ICacheInvalidate(void);
80 void Xil_L1ICacheInvalidateLine(u32 adr);
81 void Xil_L1ICacheInvalidateRange(u32 adr, u32 len);
83 void Xil_L2CacheEnable(void);
84 void Xil_L2CacheDisable(void);
85 void Xil_L2CacheInvalidate(void);
86 void Xil_L2CacheInvalidateLine(u32 adr);
87 void Xil_L2CacheInvalidateRange(u32 adr, u32 len);
88 void Xil_L2CacheFlush(void);
89 void Xil_L2CacheFlushLine(u32 adr);
90 void Xil_L2CacheFlushRange(u32 adr, u32 len);
91 void Xil_L2CacheStoreLine(u32 adr);
99 * @} End of "addtogroup a9_cache_apis".