2 * FreeRTOS Kernel V10.3.0
\r
3 * Copyright (C) 2020 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
29 * "Reg test" tasks - These fill the registers with known values, then check
\r
30 * that each register maintains its expected value for the lifetime of the
\r
31 * task. Each task uses a different set of values. The reg test tasks execute
\r
32 * with a very low priority, so get preempted very frequently. A register
\r
33 * containing an unexpected value is indicative of an error in the context
\r
34 * switching mechanism.
\r
37 void vRegTest1Implementation( void ) __attribute__ ((naked));
\r
38 void vRegTest2Implementation( void ) __attribute__ ((naked));
\r
40 void vRegTest1Implementation( void )
\r
44 ".extern ulRegTest1LoopCounter \n"
\r
45 "/* Fill the core registers with known values. */ \n"
\r
62 "/* Check each register has maintained its expected value. */ \n"
\r
64 "bne reg1_error_loop \n"
\r
66 "bne reg1_error_loop \n"
\r
68 "bne reg1_error_loop \n"
\r
70 "bne reg1_error_loop \n"
\r
72 "bne reg1_error_loop \n"
\r
74 "bne reg1_error_loop \n"
\r
76 "bne reg1_error_loop \n"
\r
78 "bne reg1_error_loop \n"
\r
80 "bne reg1_error_loop \n"
\r
82 "bne reg1_error_loop \n"
\r
84 "bne reg1_error_loop \n"
\r
86 "bne reg1_error_loop \n"
\r
88 "bne reg1_error_loop \n"
\r
90 "/* Everything passed, increment the loop counter. */ \n"
\r
92 "ldr r0, =ulRegTest1LoopCounter \n"
\r
94 "adds r1, r1, #1 \n"
\r
98 "/* Start again. */ \n"
\r
101 "reg1_error_loop: \n"
\r
102 "/* If this line is hit then there was an error in a core register value. \n"
\r
103 "The loop ensures the loop counter stops incrementing. */ \n"
\r
104 "b reg1_error_loop \n"
\r
106 ); /* __asm volatile. */
\r
108 /*-----------------------------------------------------------*/
\r
110 void vRegTest2Implementation( void )
\r
114 ".extern ulRegTest2LoopCounter \n"
\r
115 "/* Set all the core registers to known values. */ \n"
\r
133 "bne reg2_error_loop \n"
\r
135 "bne reg2_error_loop \n"
\r
137 "bne reg2_error_loop \n"
\r
139 "bne reg2_error_loop \n"
\r
141 "bne reg2_error_loop \n"
\r
143 "bne reg2_error_loop \n"
\r
145 "bne reg2_error_loop \n"
\r
147 "bne reg2_error_loop \n"
\r
149 "bne reg2_error_loop \n"
\r
151 "bne reg2_error_loop \n"
\r
153 "bne reg2_error_loop \n"
\r
155 "bne reg2_error_loop \n"
\r
157 "bne reg2_error_loop \n"
\r
159 "/* Increment the loop counter to indicate this test is still functioning \n"
\r
161 "push { r0-r1 } \n"
\r
162 "ldr r0, =ulRegTest2LoopCounter \n"
\r
164 "adds r1, r1, #1 \n"
\r
167 "/* Yield to increase test coverage. */ \n"
\r
168 "movs r0, #0x01 \n"
\r
169 "ldr r1, =0xe000ed04 /*NVIC_INT_CTRL */ \n"
\r
170 "lsl r0, r0, #28 /* Shift to PendSV bit */ \n"
\r
176 "/* Start again. */ \n"
\r
179 "reg2_error_loop: \n"
\r
180 "/* If this line is hit then there was an error in a core register value. \n"
\r
181 "This loop ensures the loop counter variable stops incrementing. */ \n"
\r
182 "b reg2_error_loop \n"
\r
183 ); /* __asm volatile */
\r
185 /*-----------------------------------------------------------*/
\r