2 FreeRTOS V7.3.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
32 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
33 distribute a combined work that includes FreeRTOS without being obliged to
\r
34 provide the source code for proprietary components outside of the FreeRTOS
\r
35 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
36 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
37 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
38 more details. You should have received a copy of the GNU General Public
\r
39 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
40 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
41 by writing to Richard Barry, contact details for whom are available on the
\r
46 ***************************************************************************
\r
48 * Having a problem? Start by reading the FAQ "My application does *
\r
49 * not run, what could be wrong?" *
\r
51 * http://www.FreeRTOS.org/FAQHelp.html *
\r
53 ***************************************************************************
\r
56 http://www.FreeRTOS.org - Documentation, training, latest versions, license
\r
57 and contact details.
\r
59 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
60 including FreeRTOS+Trace - an indispensable productivity tool.
\r
62 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
63 the code with commercial support, indemnification, and middleware, under
\r
64 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
65 provide a safety engineered and independently SIL3 certified version under
\r
66 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
69 /* Originally adapted from file written by Andreas Dannenberg. Supplied with permission. */
\r
71 /* Kernel includes. */
\r
72 #include "FreeRTOS.h"
\r
76 /* Hardware specific includes. */
\r
77 #include "EthDev_LPC17xx.h"
\r
79 /* Time to wait between each inspection of the link status. */
\r
80 #define emacWAIT_FOR_LINK_TO_ESTABLISH ( 500 / portTICK_RATE_MS )
\r
82 /* Short delay used in several places during the initialisation process. */
\r
83 #define emacSHORT_DELAY ( 2 )
\r
85 /* Hardware specific bit definitions. */
\r
86 #define emacLINK_ESTABLISHED ( 0x0001 )
\r
87 #define emacFULL_DUPLEX_ENABLED ( 0x0004 )
\r
88 #define emac10BASE_T_MODE ( 0x0002 )
\r
89 #define emacPINSEL2_VALUE ( 0x50150105 )
\r
91 /* If no buffers are available, then wait this long before looking again.... */
\r
92 #define emacBUFFER_WAIT_DELAY ( 3 / portTICK_RATE_MS )
\r
94 /* ...and don't look more than this many times. */
\r
95 #define emacBUFFER_WAIT_ATTEMPTS ( 30 )
\r
97 /* Index to the Tx descriptor that is always used first for every Tx. The second
\r
98 descriptor is then used to re-send in order to speed up the uIP Tx process. */
\r
99 #define emacTX_DESC_INDEX ( 0 )
\r
101 /*-----------------------------------------------------------*/
\r
104 * Configure both the Rx and Tx descriptors during the init process.
\r
106 static void prvInitDescriptors( void );
\r
109 * Setup the IO and peripherals required for Ethernet communication.
\r
111 static void prvSetupEMACHardware( void );
\r
114 * Control the auto negotiate process.
\r
116 static void prvConfigurePHY( void );
\r
119 * Wait for a link to be established, then setup the PHY according to the link
\r
122 static long prvSetupLinkStatus( void );
\r
125 * Search the pool of buffers to find one that is free. If a buffer is found
\r
126 * mark it as in use before returning its address.
\r
128 static unsigned char *prvGetNextBuffer( void );
\r
131 * Return an allocated buffer to the pool of free buffers.
\r
133 static void prvReturnBuffer( unsigned char *pucBuffer );
\r
136 * Send lValue to the lPhyReg within the PHY.
\r
138 static long prvWritePHY( long lPhyReg, long lValue );
\r
141 * Read a value from ucPhyReg within the PHY. *plStatus will be set to
\r
142 * pdFALSE if there is an error.
\r
144 static unsigned short prvReadPHY( unsigned char ucPhyReg, long *plStatus );
\r
146 /*-----------------------------------------------------------*/
\r
148 /* The semaphore used to wake the uIP task when data arrives. */
\r
149 extern xSemaphoreHandle xEMACSemaphore;
\r
151 /* Each ucBufferInUse index corresponds to a position in the pool of buffers.
\r
152 If the index contains a 1 then the buffer within pool is in use, if it
\r
153 contains a 0 then the buffer is free. */
\r
154 static unsigned char ucBufferInUse[ ETH_NUM_BUFFERS ] = { pdFALSE };
\r
156 /* The uip_buffer is not a fixed array, but instead gets pointed to the buffers
\r
157 allocated within this file. */
\r
158 unsigned char * uip_buf;
\r
160 /* Store the length of the data being sent so the data can be sent twice. The
\r
161 value will be set back to 0 once the data has been sent twice. */
\r
162 static unsigned short usSendLen = 0;
\r
164 /*-----------------------------------------------------------*/
\r
166 long lEMACInit( void )
\r
168 long lReturn = pdPASS;
\r
169 unsigned long ulID1, ulID2;
\r
171 /* Reset peripherals, configure port pins and registers. */
\r
172 prvSetupEMACHardware();
\r
174 /* Check the PHY part number is as expected. */
\r
175 ulID1 = prvReadPHY( PHY_REG_IDR1, &lReturn );
\r
176 ulID2 = prvReadPHY( PHY_REG_IDR2, &lReturn );
\r
177 if( ( (ulID1 << 16UL ) | ( ulID2 & 0xFFF0UL ) ) == DP83848C_ID )
\r
179 /* Set the Ethernet MAC Address registers */
\r
180 EMAC->SA0 = ( configMAC_ADDR0 << 8 ) | configMAC_ADDR1;
\r
181 EMAC->SA1 = ( configMAC_ADDR2 << 8 ) | configMAC_ADDR3;
\r
182 EMAC->SA2 = ( configMAC_ADDR4 << 8 ) | configMAC_ADDR5;
\r
184 /* Initialize Tx and Rx DMA Descriptors */
\r
185 prvInitDescriptors();
\r
187 /* Receive broadcast and perfect match packets */
\r
188 EMAC->RxFilterCtrl = RFC_UCAST_EN | RFC_BCAST_EN | RFC_PERFECT_EN;
\r
190 /* Setup the PHY. */
\r
198 /* Check the link status. */
\r
199 if( lReturn == pdPASS )
\r
201 lReturn = prvSetupLinkStatus();
\r
204 if( lReturn == pdPASS )
\r
206 /* Initialise uip_buf to ensure it points somewhere valid. */
\r
207 uip_buf = prvGetNextBuffer();
\r
209 /* Reset all interrupts */
\r
210 EMAC->IntClear = ( INT_RX_OVERRUN | INT_RX_ERR | INT_RX_FIN | INT_RX_DONE | INT_TX_UNDERRUN | INT_TX_ERR | INT_TX_FIN | INT_TX_DONE | INT_SOFT_INT | INT_WAKEUP );
\r
212 /* Enable receive and transmit mode of MAC Ethernet core */
\r
213 EMAC->Command |= ( CR_RX_EN | CR_TX_EN );
\r
214 EMAC->MAC1 |= MAC1_REC_EN;
\r
219 /*-----------------------------------------------------------*/
\r
221 static unsigned char *prvGetNextBuffer( void )
\r
224 unsigned char *pucReturn = NULL;
\r
225 unsigned long ulAttempts = 0;
\r
227 while( pucReturn == NULL )
\r
229 /* Look through the buffers to find one that is not in use by
\r
231 for( x = 0; x < ETH_NUM_BUFFERS; x++ )
\r
233 if( ucBufferInUse[ x ] == pdFALSE )
\r
235 ucBufferInUse[ x ] = pdTRUE;
\r
236 pucReturn = ( unsigned char * ) ETH_BUF( x );
\r
241 /* Was a buffer found? */
\r
242 if( pucReturn == NULL )
\r
246 if( ulAttempts >= emacBUFFER_WAIT_ATTEMPTS )
\r
251 /* Wait then look again. */
\r
252 vTaskDelay( emacBUFFER_WAIT_DELAY );
\r
258 /*-----------------------------------------------------------*/
\r
260 static void prvInitDescriptors( void )
\r
262 long x, lNextBuffer = 0;
\r
264 for( x = 0; x < NUM_RX_FRAG; x++ )
\r
266 /* Allocate the next Ethernet buffer to this descriptor. */
\r
267 RX_DESC_PACKET( x ) = ETH_BUF( lNextBuffer );
\r
268 RX_DESC_CTRL( x ) = RCTRL_INT | ( ETH_FRAG_SIZE - 1 );
\r
269 RX_STAT_INFO( x ) = 0;
\r
270 RX_STAT_HASHCRC( x ) = 0;
\r
272 /* The Ethernet buffer is now in use. */
\r
273 ucBufferInUse[ lNextBuffer ] = pdTRUE;
\r
277 /* Set EMAC Receive Descriptor Registers. */
\r
278 EMAC->RxDescriptor = RX_DESC_BASE;
\r
279 EMAC->RxStatus = RX_STAT_BASE;
\r
280 EMAC->RxDescriptorNumber = NUM_RX_FRAG - 1;
\r
282 /* Rx Descriptors Point to 0 */
\r
283 EMAC->RxConsumeIndex = 0;
\r
285 /* A buffer is not allocated to the Tx descriptors until they are actually
\r
287 for( x = 0; x < NUM_TX_FRAG; x++ )
\r
289 TX_DESC_PACKET( x ) = ( unsigned long ) NULL;
\r
290 TX_DESC_CTRL( x ) = 0;
\r
291 TX_STAT_INFO( x ) = 0;
\r
294 /* Set EMAC Transmit Descriptor Registers. */
\r
295 EMAC->TxDescriptor = TX_DESC_BASE;
\r
296 EMAC->TxStatus = TX_STAT_BASE;
\r
297 EMAC->TxDescriptorNumber = NUM_TX_FRAG - 1;
\r
299 /* Tx Descriptors Point to 0 */
\r
300 EMAC->TxProduceIndex = 0;
\r
302 /*-----------------------------------------------------------*/
\r
304 static void prvSetupEMACHardware( void )
\r
309 /* Enable P1 Ethernet Pins. */
\r
310 PINCON->PINSEL2 = emacPINSEL2_VALUE;
\r
311 PINCON->PINSEL3 = ( PINCON->PINSEL3 & ~0x0000000F ) | 0x00000005;
\r
313 /* Power Up the EMAC controller. */
\r
314 SC->PCONP |= PCONP_PCENET;
\r
315 vTaskDelay( emacSHORT_DELAY );
\r
317 /* Reset all EMAC internal modules. */
\r
318 EMAC->MAC1 = MAC1_RES_TX | MAC1_RES_MCS_TX | MAC1_RES_RX | MAC1_RES_MCS_RX | MAC1_SIM_RES | MAC1_SOFT_RES;
\r
319 EMAC->Command = CR_REG_RES | CR_TX_RES | CR_RX_RES | CR_PASS_RUNT_FRM;
\r
321 /* A short delay after reset. */
\r
322 vTaskDelay( emacSHORT_DELAY );
\r
324 /* Initialize MAC control registers. */
\r
325 EMAC->MAC1 = MAC1_PASS_ALL;
\r
326 EMAC->MAC2 = MAC2_CRC_EN | MAC2_PAD_EN;
\r
327 EMAC->MAXF = ETH_MAX_FLEN;
\r
328 EMAC->CLRT = CLRT_DEF;
\r
329 EMAC->IPGR = IPGR_DEF;
\r
331 /* Enable Reduced MII interface. */
\r
332 EMAC->Command = CR_RMII | CR_PASS_RUNT_FRM;
\r
334 /* Reset Reduced MII Logic. */
\r
335 EMAC->SUPP = SUPP_RES_RMII;
\r
336 vTaskDelay( emacSHORT_DELAY );
\r
339 /* Put the PHY in reset mode */
\r
340 prvWritePHY( PHY_REG_BMCR, MCFG_RES_MII );
\r
341 prvWritePHY( PHY_REG_BMCR, MCFG_RES_MII );
\r
343 /* Wait for hardware reset to end. */
\r
344 for( x = 0; x < 100; x++ )
\r
346 vTaskDelay( emacSHORT_DELAY * 5 );
\r
347 us = prvReadPHY( PHY_REG_BMCR, &lDummy );
\r
348 if( !( us & MCFG_RES_MII ) )
\r
350 /* Reset complete */
\r
355 /*-----------------------------------------------------------*/
\r
357 static void prvConfigurePHY( void )
\r
362 /* Auto negotiate the configuration. */
\r
363 if( prvWritePHY( PHY_REG_BMCR, PHY_AUTO_NEG ) )
\r
365 vTaskDelay( emacSHORT_DELAY * 5 );
\r
367 for( x = 0; x < 10; x++ )
\r
369 us = prvReadPHY( PHY_REG_BMSR, &lDummy );
\r
371 if( us & PHY_AUTO_NEG_COMPLETE )
\r
376 vTaskDelay( emacWAIT_FOR_LINK_TO_ESTABLISH );
\r
380 /*-----------------------------------------------------------*/
\r
382 static long prvSetupLinkStatus( void )
\r
384 long lReturn = pdFAIL, x;
\r
385 unsigned short usLinkStatus;
\r
387 /* Wait with timeout for the link to be established. */
\r
388 for( x = 0; x < 10; x++ )
\r
390 usLinkStatus = prvReadPHY( PHY_REG_STS, &lReturn );
\r
391 if( usLinkStatus & emacLINK_ESTABLISHED )
\r
393 /* Link is established. */
\r
398 vTaskDelay( emacWAIT_FOR_LINK_TO_ESTABLISH );
\r
401 if( lReturn == pdPASS )
\r
403 /* Configure Full/Half Duplex mode. */
\r
404 if( usLinkStatus & emacFULL_DUPLEX_ENABLED )
\r
406 /* Full duplex is enabled. */
\r
407 EMAC->MAC2 |= MAC2_FULL_DUP;
\r
408 EMAC->Command |= CR_FULL_DUP;
\r
409 EMAC->IPGT = IPGT_FULL_DUP;
\r
413 /* Half duplex mode. */
\r
414 EMAC->IPGT = IPGT_HALF_DUP;
\r
417 /* Configure 100MBit/10MBit mode. */
\r
418 if( usLinkStatus & emac10BASE_T_MODE )
\r
425 /* 100MBit mode. */
\r
426 EMAC->SUPP = SUPP_SPEED;
\r
432 /*-----------------------------------------------------------*/
\r
434 static void prvReturnBuffer( unsigned char *pucBuffer )
\r
438 /* Return a buffer to the pool of free buffers. */
\r
439 for( ul = 0; ul < ETH_NUM_BUFFERS; ul++ )
\r
441 if( ETH_BUF( ul ) == ( unsigned long ) pucBuffer )
\r
443 ucBufferInUse[ ul ] = pdFALSE;
\r
448 /*-----------------------------------------------------------*/
\r
450 unsigned long ulGetEMACRxData( void )
\r
452 unsigned long ulLen = 0;
\r
455 if( EMAC->RxProduceIndex != EMAC->RxConsumeIndex )
\r
457 /* Mark the current buffer as free as uip_buf is going to be set to
\r
458 the buffer that contains the received data. */
\r
459 prvReturnBuffer( uip_buf );
\r
461 ulLen = ( RX_STAT_INFO( EMAC->RxConsumeIndex ) & RINFO_SIZE ) - 3;
\r
462 uip_buf = ( unsigned char * ) RX_DESC_PACKET( EMAC->RxConsumeIndex );
\r
464 /* Allocate a new buffer to the descriptor. */
\r
465 RX_DESC_PACKET( EMAC->RxConsumeIndex ) = ( unsigned long ) prvGetNextBuffer();
\r
467 /* Move the consume index onto the next position, ensuring it wraps to
\r
468 the beginning at the appropriate place. */
\r
469 lIndex = EMAC->RxConsumeIndex;
\r
472 if( lIndex >= NUM_RX_FRAG )
\r
477 EMAC->RxConsumeIndex = lIndex;
\r
482 /*-----------------------------------------------------------*/
\r
484 void vSendEMACTxData( unsigned short usTxDataLen )
\r
486 unsigned long ulAttempts = 0UL;
\r
488 /* Check to see if the Tx descriptor is free, indicated by its buffer being
\r
490 while( TX_DESC_PACKET( emacTX_DESC_INDEX ) != ( unsigned long ) NULL )
\r
492 /* Wait for the Tx descriptor to become available. */
\r
493 vTaskDelay( emacBUFFER_WAIT_DELAY );
\r
496 if( ulAttempts > emacBUFFER_WAIT_ATTEMPTS )
\r
498 /* Something has gone wrong as the Tx descriptor is still in use.
\r
499 Clear it down manually, the data it was sending will probably be
\r
501 prvReturnBuffer( ( unsigned char * ) TX_DESC_PACKET( emacTX_DESC_INDEX ) );
\r
506 /* Setup the Tx descriptor for transmission. Remember the length of the
\r
507 data being sent so the second descriptor can be used to send it again from
\r
509 usSendLen = usTxDataLen;
\r
510 TX_DESC_PACKET( emacTX_DESC_INDEX ) = ( unsigned long ) uip_buf;
\r
511 TX_DESC_CTRL( emacTX_DESC_INDEX ) = ( usTxDataLen | TCTRL_LAST | TCTRL_INT );
\r
512 EMAC->TxProduceIndex = ( emacTX_DESC_INDEX + 1 );
\r
514 /* uip_buf is being sent by the Tx descriptor. Allocate a new buffer. */
\r
515 uip_buf = prvGetNextBuffer();
\r
517 /*-----------------------------------------------------------*/
\r
519 static long prvWritePHY( long lPhyReg, long lValue )
\r
521 const long lMaxTime = 10;
\r
524 EMAC->MADR = DP83848C_DEF_ADR | lPhyReg;
\r
525 EMAC->MWTD = lValue;
\r
528 for( x = 0; x < lMaxTime; x++ )
\r
530 if( ( EMAC->MIND & MIND_BUSY ) == 0 )
\r
532 /* Operation has finished. */
\r
536 vTaskDelay( emacSHORT_DELAY );
\r
548 /*-----------------------------------------------------------*/
\r
550 static unsigned short prvReadPHY( unsigned char ucPhyReg, long *plStatus )
\r
553 const long lMaxTime = 10;
\r
555 EMAC->MADR = DP83848C_DEF_ADR | ucPhyReg;
\r
556 EMAC->MCMD = MCMD_READ;
\r
558 for( x = 0; x < lMaxTime; x++ )
\r
560 /* Operation has finished. */
\r
561 if( ( EMAC->MIND & MIND_BUSY ) == 0 )
\r
566 vTaskDelay( emacSHORT_DELAY );
\r
571 if( x >= lMaxTime )
\r
573 *plStatus = pdFAIL;
\r
576 return( EMAC->MRDD );
\r
578 /*-----------------------------------------------------------*/
\r
580 void vEMAC_ISR( void )
\r
582 unsigned long ulStatus;
\r
583 long lHigherPriorityTaskWoken = pdFALSE;
\r
585 ulStatus = EMAC->IntStatus;
\r
587 /* Clear the interrupt. */
\r
588 EMAC->IntClear = ulStatus;
\r
590 if( ulStatus & INT_RX_DONE )
\r
592 /* Ensure the uIP task is not blocked as data has arrived. */
\r
593 xSemaphoreGiveFromISR( xEMACSemaphore, &lHigherPriorityTaskWoken );
\r
596 if( ulStatus & INT_TX_DONE )
\r
598 if( usSendLen > 0 )
\r
600 /* Send the data again, using the second descriptor. As there are
\r
601 only two descriptors the index is set back to 0. */
\r
602 TX_DESC_PACKET( ( emacTX_DESC_INDEX + 1 ) ) = TX_DESC_PACKET( emacTX_DESC_INDEX );
\r
603 TX_DESC_CTRL( ( emacTX_DESC_INDEX + 1 ) ) = ( usSendLen | TCTRL_LAST | TCTRL_INT );
\r
604 EMAC->TxProduceIndex = ( emacTX_DESC_INDEX );
\r
606 /* This is the second Tx so set usSendLen to 0 to indicate that the
\r
607 Tx descriptors will be free again. */
\r
612 /* The Tx buffer is no longer required. */
\r
613 prvReturnBuffer( ( unsigned char * ) TX_DESC_PACKET( emacTX_DESC_INDEX ) );
\r
614 TX_DESC_PACKET( emacTX_DESC_INDEX ) = ( unsigned long ) NULL;
\r
618 portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
\r