2 * FreeRTOS Kernel V10.2.0
\r
3 * Copyright (C) 2019 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
29 * "Reg test" tasks - These fill the registers with known values, then check
\r
30 * that each register maintains its expected value for the lifetime of the
\r
31 * task. Each task uses a different set of values. The reg test tasks execute
\r
32 * with a very low priority, so get preempted very frequently. A register
\r
33 * containing an unexpected value is indicative of an error in the context
\r
34 * switching mechanism.
\r
37 void vRegTest1Task( void ) __attribute__((naked));
\r
38 void vRegTest2Task( void ) __attribute__((naked));
\r
40 void vRegTest1Task( void )
\r
44 ".extern ulRegTest1LoopCounter \n"
\r
46 " /* Fill the core registers with known values. */ \n"
\r
69 " bne reg1_error_loop \n"
\r
71 " bne reg1_error_loop \n"
\r
73 " bne reg1_error_loop \n"
\r
75 " bne reg1_error_loop \n"
\r
77 " bne reg1_error_loop \n"
\r
79 " bne reg1_error_loop \n"
\r
81 " bne reg1_error_loop \n"
\r
83 " bne reg1_error_loop \n"
\r
86 " bne reg1_error_loop \n"
\r
89 " bne reg1_error_loop \n"
\r
92 " bne reg1_error_loop \n"
\r
95 " bne reg1_error_loop \n"
\r
98 " bne reg1_error_loop \n"
\r
100 " /* Everything passed, increment the loop counter. */ \n"
\r
102 " ldr r0, =ulRegTest1LoopCounter \n"
\r
104 " add r1, r1, #1 \n"
\r
107 " /* Yield to increase test coverage. */ \n"
\r
108 " movs r0, #0x01 \n"
\r
109 " ldr r1, =0xe000ed04 \n" /*NVIC_INT_CTRL */
\r
110 " lsl r0, #28 \n" /* Shift to PendSV bit */
\r
115 " /* Start again. */ \n"
\r
116 " movs r0, #100 \n"
\r
119 "reg1_error_loop: \n"
\r
120 " /* If this line is hit then there was an error in a core register value. \n"
\r
121 " The loop ensures the loop counter stops incrementing. */ \n"
\r
122 " b reg1_error_loop \n"
\r
126 /*-----------------------------------------------------------*/
\r
128 void vRegTest2Task( void )
\r
132 ".extern ulRegTest2LoopCounter \n"
\r
134 " /* Fill the core registers with known values. */ \n"
\r
157 " bne reg2_error_loop \n"
\r
159 " bne reg2_error_loop \n"
\r
161 " bne reg2_error_loop \n"
\r
163 " bne reg2_error_loop \n"
\r
165 " bne reg2_error_loop \n"
\r
167 " bne reg2_error_loop \n"
\r
169 " bne reg2_error_loop \n"
\r
171 " bne reg2_error_loop \n"
\r
174 " bne reg2_error_loop \n"
\r
177 " bne reg2_error_loop \n"
\r
180 " bne reg2_error_loop \n"
\r
183 " bne reg2_error_loop \n"
\r
186 " bne reg2_error_loop \n"
\r
188 " /* Everything passed, increment the loop counter. */ \n"
\r
190 " ldr r0, =ulRegTest2LoopCounter \n"
\r
192 " add r1, r1, #1 \n"
\r
196 " /* Start again. */ \n"
\r
200 "reg2_error_loop: \n"
\r
201 " /* If this line is hit then there was an error in a core register value. \n"
\r
202 " The loop ensures the loop counter stops incrementing. */ \n"
\r
203 " b reg2_error_loop \n"
\r
207 /*-----------------------------------------------------------*/
\r