2 * FreeRTOS Kernel V10.3.0
\r
3 * Copyright (C) 2020 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
29 * "Reg test" tasks - These fill the registers with known values, then check
\r
30 * that each register maintains its expected value for the lifetime of the
\r
31 * task. Each task uses a different set of values. The reg test tasks execute
\r
32 * with a very low priority, so get preempted very frequently. A register
\r
33 * containing an unexpected value is indicative of an error in the context
\r
34 * switching mechanism.
\r
41 EXTERN ulRegTest1LoopCounter
\r
42 EXTERN ulRegTest2LoopCounter
\r
44 PUBLIC vRegTest1Task
\r
45 PUBLIC vRegTest2Task
\r
47 /*-----------------------------------------------------------*/
\r
50 /* Fill the core registers with known values. This is only done once. */
\r
71 /* Repeatedly check that each register still contains the value written to
\r
72 it when the task started. */
\r
100 bne reg1_error_loop
\r
103 bne reg1_error_loop
\r
105 /* Everything passed, increment the loop counter. */
\r
107 ldr r0, =ulRegTest1LoopCounter
\r
112 /* Yield to increase test coverage. */
\r
114 ldr r1, =0xe000ed04 /* NVIC_INT_CTRL */
\r
115 lsls r0 ,r0, #28 /* Shift to PendSV bit */
\r
125 /* If this line is hit then there was an error in a core register value.
\r
126 The loop ensures the loop counter stops incrementing. */
\r
134 /* Fill the core registers with known values. This is only done once. */
\r
155 /* Repeatedly check that each register still contains the value written to
\r
156 it when the task started. */
\r
158 bne reg2_error_loop
\r
160 bne reg2_error_loop
\r
162 bne reg2_error_loop
\r
164 bne reg2_error_loop
\r
166 bne reg2_error_loop
\r
168 bne reg2_error_loop
\r
170 bne reg2_error_loop
\r
172 bne reg2_error_loop
\r
175 bne reg2_error_loop
\r
178 bne reg2_error_loop
\r
181 bne reg2_error_loop
\r
184 bne reg2_error_loop
\r
187 bne reg2_error_loop
\r
189 /* Everything passed, increment the loop counter. */
\r
191 ldr r0, =ulRegTest2LoopCounter
\r
202 ;/* If this line is hit then there was an error in a core register value.
\r
203 ;The loop ensures the loop counter stops incrementing. */
\r