2 * FreeRTOS Kernel V10.1.0
\r
3 * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software.
\r
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
17 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
18 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
19 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
20 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
22 * http://www.FreeRTOS.org
\r
23 * http://aws.amazon.com/freertos
\r
25 * 1 tab == 4 spaces!
\r
29 * "Reg test" tasks - These fill the registers with known values, then check
\r
30 * that each register maintains its expected value for the lifetime of the
\r
31 * task. Each task uses a different set of values. The reg test tasks execute
\r
32 * with a very low priority, so get preempted very frequently. A register
\r
33 * containing an unexpected value is indicative of an error in the context
\r
34 * switching mechanism.
\r
38 __asm void vRegTest1Implementation( void )
\r
41 IMPORT ulRegTest1LoopCounter
\r
43 /* Fill the core registers with known values. */
\r
58 /* Fill the VFP registers with known values. */
\r
77 /* Check all the VFP registers still contain the values set above.
\r
78 First save registers that are clobbered by the test. */
\r
83 bne reg1_error_loopf
\r
85 bne reg1_error_loopf
\r
88 bne reg1_error_loopf
\r
90 bne reg1_error_loopf
\r
93 bne reg1_error_loopf
\r
95 bne reg1_error_loopf
\r
98 bne reg1_error_loopf
\r
100 bne reg1_error_loopf
\r
103 bne reg1_error_loopf
\r
105 bne reg1_error_loopf
\r
108 bne reg1_error_loopf
\r
110 bne reg1_error_loopf
\r
113 bne reg1_error_loopf
\r
115 bne reg1_error_loopf
\r
118 bne reg1_error_loopf
\r
120 bne reg1_error_loopf
\r
123 bne reg1_error_loopf
\r
125 bne reg1_error_loopf
\r
128 bne reg1_error_loopf
\r
130 bne reg1_error_loopf
\r
133 bne reg1_error_loopf
\r
135 bne reg1_error_loopf
\r
138 bne reg1_error_loopf
\r
140 bne reg1_error_loopf
\r
143 bne reg1_error_loopf
\r
145 bne reg1_error_loopf
\r
148 bne reg1_error_loopf
\r
150 bne reg1_error_loopf
\r
153 bne reg1_error_loopf
\r
155 bne reg1_error_loopf
\r
158 bne reg1_error_loopf
\r
160 bne reg1_error_loopf
\r
162 /* Restore the registers that were clobbered by the test. */
\r
165 /* VFP register test passed. Jump to the core register test. */
\r
169 /* If this line is hit then a VFP register value was found to be
\r
176 bne reg1_error_loop
\r
178 bne reg1_error_loop
\r
180 bne reg1_error_loop
\r
182 bne reg1_error_loop
\r
184 bne reg1_error_loop
\r
186 bne reg1_error_loop
\r
188 bne reg1_error_loop
\r
190 bne reg1_error_loop
\r
192 bne reg1_error_loop
\r
194 bne reg1_error_loop
\r
196 bne reg1_error_loop
\r
198 bne reg1_error_loop
\r
200 bne reg1_error_loop
\r
202 /* Everything passed, increment the loop counter. */
\r
204 ldr r0, =ulRegTest1LoopCounter
\r
214 /* If this line is hit then there was an error in a core register value.
\r
215 The loop ensures the loop counter stops incrementing. */
\r
219 /*-----------------------------------------------------------*/
\r
221 __asm void vRegTest2Implementation( void )
\r
224 IMPORT ulRegTest2LoopCounter
\r
226 /* Set all the core registers to known values. */
\r
241 /* Set all the VFP to known values. */
\r
261 /* Check all the VFP registers still contain the values set above.
\r
262 First save registers that are clobbered by the test. */
\r
267 bne reg2_error_loopf
\r
269 bne reg2_error_loopf
\r
272 bne reg2_error_loopf
\r
274 bne reg2_error_loopf
\r
277 bne reg2_error_loopf
\r
279 bne reg2_error_loopf
\r
282 bne reg2_error_loopf
\r
284 bne reg2_error_loopf
\r
287 bne reg2_error_loopf
\r
289 bne reg2_error_loopf
\r
292 bne reg2_error_loopf
\r
294 bne reg2_error_loopf
\r
297 bne reg2_error_loopf
\r
299 bne reg2_error_loopf
\r
302 bne reg2_error_loopf
\r
304 bne reg2_error_loopf
\r
307 bne reg2_error_loopf
\r
309 bne reg2_error_loopf
\r
312 bne reg2_error_loopf
\r
314 bne reg2_error_loopf
\r
317 bne reg2_error_loopf
\r
319 bne reg2_error_loopf
\r
322 bne reg2_error_loopf
\r
324 bne reg2_error_loopf
\r
327 bne reg2_error_loopf
\r
329 bne reg2_error_loopf
\r
332 bne reg2_error_loopf
\r
334 bne reg2_error_loopf
\r
337 bne reg2_error_loopf
\r
339 bne reg2_error_loopf
\r
342 bne reg2_error_loopf
\r
344 bne reg2_error_loopf
\r
346 /* Restore the registers that were clobbered by the test. */
\r
349 /* VFP register test passed. Jump to the core register test. */
\r
353 /* If this line is hit then a VFP register value was found to be
\r
360 bne reg2_error_loop
\r
362 bne reg2_error_loop
\r
364 bne reg2_error_loop
\r
366 bne reg2_error_loop
\r
368 bne reg2_error_loop
\r
370 bne reg2_error_loop
\r
372 bne reg2_error_loop
\r
374 bne reg2_error_loop
\r
376 bne reg2_error_loop
\r
378 bne reg2_error_loop
\r
380 bne reg2_error_loop
\r
382 bne reg2_error_loop
\r
384 bne reg2_error_loop
\r
386 /* Increment the loop counter to indicate this test is still functioning
\r
389 ldr r0, =ulRegTest2LoopCounter
\r
394 /* Yield to increase test coverage. */
\r
396 ldr r1, =0xe000ed04 /*NVIC_INT_CTRL */
\r
397 lsl r0, r0, #28 /* Shift to PendSV bit */
\r
407 /* If this line is hit then there was an error in a core register value.
\r
408 This loop ensures the loop counter variable stops incrementing. */
\r
411 /*-----------------------------------------------------------*/
\r