1 ;/******************** (C) COPYRIGHT 2011 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32f4xx.s
\r
3 ;* Author : MCD Application Team
\r
5 ;* Date : 30-September-2011
\r
6 ;* Description : STM32F4xx devices vector table for EWARM toolchain.
\r
7 ;* This module performs:
\r
8 ;* - Set the initial SP
\r
9 ;* - Set the initial PC == _iar_program_start,
\r
10 ;* - Set the vector table entries with the exceptions ISR
\r
12 ;* - Configure the system clock and the external SRAM mounted on
\r
13 ;* STM324xG-EVAL board to be used as data memory (optional,
\r
14 ;* to be enabled by user)
\r
15 ;* - Branches to main in the C library (which eventually
\r
17 ;* After Reset the Cortex-M4 processor is in Thread mode,
\r
18 ;* priority is Privileged, and the Stack is set to Main.
\r
19 ;********************************************************************************
\r
20 ;* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
21 ;* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
\r
22 ;* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
\r
23 ;* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
\r
24 ;* CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
\r
25 ;* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
26 ;*******************************************************************************/
\r
29 ; The modules in this file are included in the libraries, and may be replaced
\r
30 ; by any user-defined modules that define the PUBLIC symbol _program_start or
\r
31 ; a user defined start symbol.
\r
32 ; To override the cstartup defined in the library, simply add your modified
\r
33 ; version to the workbench project.
\r
35 ; The vector table is normally located at address 0.
\r
36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
\r
37 ; The name "__vector_table" has special meaning for C-SPY:
\r
38 ; it is where the SP start value is found, and the NVIC vector
\r
39 ; table register (VTOR) is initialized to this address if != 0.
\r
46 ;; Forward declaration of sections.
\r
47 SECTION CSTACK:DATA:NOROOT(3)
\r
49 SECTION .intvec:CODE:NOROOT(2)
\r
51 EXTERN __iar_program_start
\r
53 PUBLIC __vector_table
\r
58 DCD Reset_Handler ; Reset Handler
\r
60 DCD NMI_Handler ; NMI Handler
\r
61 DCD HardFault_Handler ; Hard Fault Handler
\r
62 DCD MemManage_Handler ; MPU Fault Handler
\r
63 DCD BusFault_Handler ; Bus Fault Handler
\r
64 DCD UsageFault_Handler ; Usage Fault Handler
\r
69 DCD SVC_Handler ; SVCall Handler
\r
70 DCD DebugMon_Handler ; Debug Monitor Handler
\r
72 DCD PendSV_Handler ; PendSV Handler
\r
73 DCD SysTick_Handler ; SysTick Handler
\r
75 ; External Interrupts
\r
76 DCD WWDG_IRQHandler ; Window WatchDog
\r
77 DCD PVD_IRQHandler ; PVD through EXTI Line detection
\r
78 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
\r
79 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
\r
80 DCD FLASH_IRQHandler ; FLASH
\r
81 DCD RCC_IRQHandler ; RCC
\r
82 DCD EXTI0_IRQHandler ; EXTI Line0
\r
83 DCD EXTI1_IRQHandler ; EXTI Line1
\r
84 DCD EXTI2_IRQHandler ; EXTI Line2
\r
85 DCD EXTI3_IRQHandler ; EXTI Line3
\r
86 DCD EXTI4_IRQHandler ; EXTI Line4
\r
87 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
\r
88 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
\r
89 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
\r
90 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
\r
91 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
\r
92 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
\r
93 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
\r
94 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
\r
95 DCD CAN1_TX_IRQHandler ; CAN1 TX
\r
96 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
\r
97 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
98 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
99 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
\r
100 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
\r
101 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
\r
102 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
\r
103 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
104 DCD TIM2_IRQHandler ; TIM2
\r
105 DCD TIM3_IRQHandler ; TIM3
\r
106 DCD TIM4_IRQHandler ; TIM4
\r
107 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
108 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
109 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
110 DCD I2C2_ER_IRQHandler ; I2C2 Error
\r
111 DCD SPI1_IRQHandler ; SPI1
\r
112 DCD SPI2_IRQHandler ; SPI2
\r
113 DCD USART1_IRQHandler ; USART1
\r
114 DCD USART2_IRQHandler ; USART2
\r
115 DCD USART3_IRQHandler ; USART3
\r
116 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
\r
117 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
\r
118 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
\r
119 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
\r
120 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
\r
121 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
\r
122 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
\r
123 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
\r
124 DCD FSMC_IRQHandler ; FSMC
\r
125 DCD SDIO_IRQHandler ; SDIO
\r
126 DCD TIM5_IRQHandler ; TIM5
\r
127 DCD SPI3_IRQHandler ; SPI3
\r
128 DCD UART4_IRQHandler ; UART4
\r
129 DCD UART5_IRQHandler ; UART5
\r
130 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
\r
131 DCD TIM7_IRQHandler ; TIM7
\r
132 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
\r
133 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
\r
134 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
\r
135 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
\r
136 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
\r
137 DCD ETH_IRQHandler ; Ethernet
\r
138 DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
\r
139 DCD CAN2_TX_IRQHandler ; CAN2 TX
\r
140 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
\r
141 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
\r
142 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
\r
143 DCD OTG_FS_IRQHandler ; USB OTG FS
\r
144 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
\r
145 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
\r
146 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
\r
147 DCD USART6_IRQHandler ; USART6
\r
148 DCD I2C3_EV_IRQHandler ; I2C3 event
\r
149 DCD I2C3_ER_IRQHandler ; I2C3 error
\r
150 DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
\r
151 DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
\r
152 DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
\r
153 DCD OTG_HS_IRQHandler ; USB OTG HS
\r
154 DCD DCMI_IRQHandler ; DCMI
\r
155 DCD CRYP_IRQHandler ; CRYP crypto
\r
156 DCD HASH_RNG_IRQHandler ; Hash and Rng
\r
157 DCD FPU_IRQHandler ; FPU
\r
159 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
\r
161 ;; Default interrupt handlers.
\r
164 PUBWEAK Reset_Handler
\r
165 SECTION .text:CODE:REORDER(2)
\r
168 LDR R0, =SystemInit
\r
170 LDR R0, =__iar_program_start
\r
173 PUBWEAK NMI_Handler
\r
174 SECTION .text:CODE:REORDER(1)
\r
178 PUBWEAK HardFault_Handler
\r
179 SECTION .text:CODE:REORDER(1)
\r
181 B HardFault_Handler
\r
183 PUBWEAK MemManage_Handler
\r
184 SECTION .text:CODE:REORDER(1)
\r
186 B MemManage_Handler
\r
188 PUBWEAK BusFault_Handler
\r
189 SECTION .text:CODE:REORDER(1)
\r
193 PUBWEAK UsageFault_Handler
\r
194 SECTION .text:CODE:REORDER(1)
\r
196 B UsageFault_Handler
\r
198 PUBWEAK SVC_Handler
\r
199 SECTION .text:CODE:REORDER(1)
\r
203 PUBWEAK DebugMon_Handler
\r
204 SECTION .text:CODE:REORDER(1)
\r
208 PUBWEAK PendSV_Handler
\r
209 SECTION .text:CODE:REORDER(1)
\r
213 PUBWEAK SysTick_Handler
\r
214 SECTION .text:CODE:REORDER(1)
\r
218 PUBWEAK WWDG_IRQHandler
\r
219 SECTION .text:CODE:REORDER(1)
\r
223 PUBWEAK PVD_IRQHandler
\r
224 SECTION .text:CODE:REORDER(1)
\r
228 PUBWEAK TAMP_STAMP_IRQHandler
\r
229 SECTION .text:CODE:REORDER(1)
\r
230 TAMP_STAMP_IRQHandler
\r
231 B TAMP_STAMP_IRQHandler
\r
233 PUBWEAK RTC_WKUP_IRQHandler
\r
234 SECTION .text:CODE:REORDER(1)
\r
235 RTC_WKUP_IRQHandler
\r
236 B RTC_WKUP_IRQHandler
\r
238 PUBWEAK FLASH_IRQHandler
\r
239 SECTION .text:CODE:REORDER(1)
\r
243 PUBWEAK RCC_IRQHandler
\r
244 SECTION .text:CODE:REORDER(1)
\r
248 PUBWEAK EXTI0_IRQHandler
\r
249 SECTION .text:CODE:REORDER(1)
\r
253 PUBWEAK EXTI1_IRQHandler
\r
254 SECTION .text:CODE:REORDER(1)
\r
258 PUBWEAK EXTI2_IRQHandler
\r
259 SECTION .text:CODE:REORDER(1)
\r
263 PUBWEAK EXTI3_IRQHandler
\r
264 SECTION .text:CODE:REORDER(1)
\r
268 PUBWEAK EXTI4_IRQHandler
\r
269 SECTION .text:CODE:REORDER(1)
\r
273 PUBWEAK DMA1_Stream0_IRQHandler
\r
274 SECTION .text:CODE:REORDER(1)
\r
275 DMA1_Stream0_IRQHandler
\r
276 B DMA1_Stream0_IRQHandler
\r
278 PUBWEAK DMA1_Stream1_IRQHandler
\r
279 SECTION .text:CODE:REORDER(1)
\r
280 DMA1_Stream1_IRQHandler
\r
281 B DMA1_Stream1_IRQHandler
\r
283 PUBWEAK DMA1_Stream2_IRQHandler
\r
284 SECTION .text:CODE:REORDER(1)
\r
285 DMA1_Stream2_IRQHandler
\r
286 B DMA1_Stream2_IRQHandler
\r
288 PUBWEAK DMA1_Stream3_IRQHandler
\r
289 SECTION .text:CODE:REORDER(1)
\r
290 DMA1_Stream3_IRQHandler
\r
291 B DMA1_Stream3_IRQHandler
\r
293 PUBWEAK DMA1_Stream4_IRQHandler
\r
294 SECTION .text:CODE:REORDER(1)
\r
295 DMA1_Stream4_IRQHandler
\r
296 B DMA1_Stream4_IRQHandler
\r
298 PUBWEAK DMA1_Stream5_IRQHandler
\r
299 SECTION .text:CODE:REORDER(1)
\r
300 DMA1_Stream5_IRQHandler
\r
301 B DMA1_Stream5_IRQHandler
\r
303 PUBWEAK DMA1_Stream6_IRQHandler
\r
304 SECTION .text:CODE:REORDER(1)
\r
305 DMA1_Stream6_IRQHandler
\r
306 B DMA1_Stream6_IRQHandler
\r
308 PUBWEAK ADC_IRQHandler
\r
309 SECTION .text:CODE:REORDER(1)
\r
313 PUBWEAK CAN1_TX_IRQHandler
\r
314 SECTION .text:CODE:REORDER(1)
\r
315 CAN1_TX_IRQHandler
\r
316 B CAN1_TX_IRQHandler
\r
318 PUBWEAK CAN1_RX0_IRQHandler
\r
319 SECTION .text:CODE:REORDER(1)
\r
320 CAN1_RX0_IRQHandler
\r
321 B CAN1_RX0_IRQHandler
\r
323 PUBWEAK CAN1_RX1_IRQHandler
\r
324 SECTION .text:CODE:REORDER(1)
\r
325 CAN1_RX1_IRQHandler
\r
326 B CAN1_RX1_IRQHandler
\r
328 PUBWEAK CAN1_SCE_IRQHandler
\r
329 SECTION .text:CODE:REORDER(1)
\r
330 CAN1_SCE_IRQHandler
\r
331 B CAN1_SCE_IRQHandler
\r
333 PUBWEAK EXTI9_5_IRQHandler
\r
334 SECTION .text:CODE:REORDER(1)
\r
335 EXTI9_5_IRQHandler
\r
336 B EXTI9_5_IRQHandler
\r
338 PUBWEAK TIM1_BRK_TIM9_IRQHandler
\r
339 SECTION .text:CODE:REORDER(1)
\r
340 TIM1_BRK_TIM9_IRQHandler
\r
341 B TIM1_BRK_TIM9_IRQHandler
\r
343 PUBWEAK TIM1_UP_TIM10_IRQHandler
\r
344 SECTION .text:CODE:REORDER(1)
\r
345 TIM1_UP_TIM10_IRQHandler
\r
346 B TIM1_UP_TIM10_IRQHandler
\r
348 PUBWEAK TIM1_TRG_COM_TIM11_IRQHandler
\r
349 SECTION .text:CODE:REORDER(1)
\r
350 TIM1_TRG_COM_TIM11_IRQHandler
\r
351 B TIM1_TRG_COM_TIM11_IRQHandler
\r
353 PUBWEAK TIM1_CC_IRQHandler
\r
354 SECTION .text:CODE:REORDER(1)
\r
355 TIM1_CC_IRQHandler
\r
356 B TIM1_CC_IRQHandler
\r
358 PUBWEAK TIM2_IRQHandler
\r
359 SECTION .text:CODE:REORDER(1)
\r
363 PUBWEAK TIM3_IRQHandler
\r
364 SECTION .text:CODE:REORDER(1)
\r
368 PUBWEAK TIM4_IRQHandler
\r
369 SECTION .text:CODE:REORDER(1)
\r
373 PUBWEAK I2C1_EV_IRQHandler
\r
374 SECTION .text:CODE:REORDER(1)
\r
375 I2C1_EV_IRQHandler
\r
376 B I2C1_EV_IRQHandler
\r
378 PUBWEAK I2C1_ER_IRQHandler
\r
379 SECTION .text:CODE:REORDER(1)
\r
380 I2C1_ER_IRQHandler
\r
381 B I2C1_ER_IRQHandler
\r
383 PUBWEAK I2C2_EV_IRQHandler
\r
384 SECTION .text:CODE:REORDER(1)
\r
385 I2C2_EV_IRQHandler
\r
386 B I2C2_EV_IRQHandler
\r
388 PUBWEAK I2C2_ER_IRQHandler
\r
389 SECTION .text:CODE:REORDER(1)
\r
390 I2C2_ER_IRQHandler
\r
391 B I2C2_ER_IRQHandler
\r
393 PUBWEAK SPI1_IRQHandler
\r
394 SECTION .text:CODE:REORDER(1)
\r
398 PUBWEAK SPI2_IRQHandler
\r
399 SECTION .text:CODE:REORDER(1)
\r
403 PUBWEAK USART1_IRQHandler
\r
404 SECTION .text:CODE:REORDER(1)
\r
406 B USART1_IRQHandler
\r
408 PUBWEAK USART2_IRQHandler
\r
409 SECTION .text:CODE:REORDER(1)
\r
411 B USART2_IRQHandler
\r
413 PUBWEAK USART3_IRQHandler
\r
414 SECTION .text:CODE:REORDER(1)
\r
416 B USART3_IRQHandler
\r
418 PUBWEAK EXTI15_10_IRQHandler
\r
419 SECTION .text:CODE:REORDER(1)
\r
420 EXTI15_10_IRQHandler
\r
421 B EXTI15_10_IRQHandler
\r
423 PUBWEAK RTC_Alarm_IRQHandler
\r
424 SECTION .text:CODE:REORDER(1)
\r
425 RTC_Alarm_IRQHandler
\r
426 B RTC_Alarm_IRQHandler
\r
428 PUBWEAK OTG_FS_WKUP_IRQHandler
\r
429 SECTION .text:CODE:REORDER(1)
\r
430 OTG_FS_WKUP_IRQHandler
\r
431 B OTG_FS_WKUP_IRQHandler
\r
433 PUBWEAK TIM8_BRK_TIM12_IRQHandler
\r
434 SECTION .text:CODE:REORDER(1)
\r
435 TIM8_BRK_TIM12_IRQHandler
\r
436 B TIM8_BRK_TIM12_IRQHandler
\r
438 PUBWEAK TIM8_UP_TIM13_IRQHandler
\r
439 SECTION .text:CODE:REORDER(1)
\r
440 TIM8_UP_TIM13_IRQHandler
\r
441 B TIM8_UP_TIM13_IRQHandler
\r
443 PUBWEAK TIM8_TRG_COM_TIM14_IRQHandler
\r
444 SECTION .text:CODE:REORDER(1)
\r
445 TIM8_TRG_COM_TIM14_IRQHandler
\r
446 B TIM8_TRG_COM_TIM14_IRQHandler
\r
448 PUBWEAK TIM8_CC_IRQHandler
\r
449 SECTION .text:CODE:REORDER(1)
\r
450 TIM8_CC_IRQHandler
\r
451 B TIM8_CC_IRQHandler
\r
453 PUBWEAK DMA1_Stream7_IRQHandler
\r
454 SECTION .text:CODE:REORDER(1)
\r
455 DMA1_Stream7_IRQHandler
\r
456 B DMA1_Stream7_IRQHandler
\r
458 PUBWEAK FSMC_IRQHandler
\r
459 SECTION .text:CODE:REORDER(1)
\r
463 PUBWEAK SDIO_IRQHandler
\r
464 SECTION .text:CODE:REORDER(1)
\r
468 PUBWEAK TIM5_IRQHandler
\r
469 SECTION .text:CODE:REORDER(1)
\r
473 PUBWEAK SPI3_IRQHandler
\r
474 SECTION .text:CODE:REORDER(1)
\r
478 PUBWEAK UART4_IRQHandler
\r
479 SECTION .text:CODE:REORDER(1)
\r
483 PUBWEAK UART5_IRQHandler
\r
484 SECTION .text:CODE:REORDER(1)
\r
488 PUBWEAK TIM6_DAC_IRQHandler
\r
489 SECTION .text:CODE:REORDER(1)
\r
490 TIM6_DAC_IRQHandler
\r
491 B TIM6_DAC_IRQHandler
\r
493 PUBWEAK TIM7_IRQHandler
\r
494 SECTION .text:CODE:REORDER(1)
\r
498 PUBWEAK DMA2_Stream0_IRQHandler
\r
499 SECTION .text:CODE:REORDER(1)
\r
500 DMA2_Stream0_IRQHandler
\r
501 B DMA2_Stream0_IRQHandler
\r
503 PUBWEAK DMA2_Stream1_IRQHandler
\r
504 SECTION .text:CODE:REORDER(1)
\r
505 DMA2_Stream1_IRQHandler
\r
506 B DMA2_Stream1_IRQHandler
\r
508 PUBWEAK DMA2_Stream2_IRQHandler
\r
509 SECTION .text:CODE:REORDER(1)
\r
510 DMA2_Stream2_IRQHandler
\r
511 B DMA2_Stream2_IRQHandler
\r
513 PUBWEAK DMA2_Stream3_IRQHandler
\r
514 SECTION .text:CODE:REORDER(1)
\r
515 DMA2_Stream3_IRQHandler
\r
516 B DMA2_Stream3_IRQHandler
\r
518 PUBWEAK DMA2_Stream4_IRQHandler
\r
519 SECTION .text:CODE:REORDER(1)
\r
520 DMA2_Stream4_IRQHandler
\r
521 B DMA2_Stream4_IRQHandler
\r
523 PUBWEAK ETH_IRQHandler
\r
524 SECTION .text:CODE:REORDER(1)
\r
528 PUBWEAK ETH_WKUP_IRQHandler
\r
529 SECTION .text:CODE:REORDER(1)
\r
530 ETH_WKUP_IRQHandler
\r
531 B ETH_WKUP_IRQHandler
\r
533 PUBWEAK CAN2_TX_IRQHandler
\r
534 SECTION .text:CODE:REORDER(1)
\r
535 CAN2_TX_IRQHandler
\r
536 B CAN2_TX_IRQHandler
\r
538 PUBWEAK CAN2_RX0_IRQHandler
\r
539 SECTION .text:CODE:REORDER(1)
\r
540 CAN2_RX0_IRQHandler
\r
541 B CAN2_RX0_IRQHandler
\r
543 PUBWEAK CAN2_RX1_IRQHandler
\r
544 SECTION .text:CODE:REORDER(1)
\r
545 CAN2_RX1_IRQHandler
\r
546 B CAN2_RX1_IRQHandler
\r
548 PUBWEAK CAN2_SCE_IRQHandler
\r
549 SECTION .text:CODE:REORDER(1)
\r
550 CAN2_SCE_IRQHandler
\r
551 B CAN2_SCE_IRQHandler
\r
553 PUBWEAK OTG_FS_IRQHandler
\r
554 SECTION .text:CODE:REORDER(1)
\r
556 B OTG_FS_IRQHandler
\r
558 PUBWEAK DMA2_Stream5_IRQHandler
\r
559 SECTION .text:CODE:REORDER(1)
\r
560 DMA2_Stream5_IRQHandler
\r
561 B DMA2_Stream5_IRQHandler
\r
563 PUBWEAK DMA2_Stream6_IRQHandler
\r
564 SECTION .text:CODE:REORDER(1)
\r
565 DMA2_Stream6_IRQHandler
\r
566 B DMA2_Stream6_IRQHandler
\r
568 PUBWEAK DMA2_Stream7_IRQHandler
\r
569 SECTION .text:CODE:REORDER(1)
\r
570 DMA2_Stream7_IRQHandler
\r
571 B DMA2_Stream7_IRQHandler
\r
573 PUBWEAK USART6_IRQHandler
\r
574 SECTION .text:CODE:REORDER(1)
\r
576 B USART6_IRQHandler
\r
578 PUBWEAK I2C3_EV_IRQHandler
\r
579 SECTION .text:CODE:REORDER(1)
\r
580 I2C3_EV_IRQHandler
\r
581 B I2C3_EV_IRQHandler
\r
583 PUBWEAK I2C3_ER_IRQHandler
\r
584 SECTION .text:CODE:REORDER(1)
\r
585 I2C3_ER_IRQHandler
\r
586 B I2C3_ER_IRQHandler
\r
588 PUBWEAK OTG_HS_EP1_OUT_IRQHandler
\r
589 SECTION .text:CODE:REORDER(1)
\r
590 OTG_HS_EP1_OUT_IRQHandler
\r
591 B OTG_HS_EP1_OUT_IRQHandler
\r
593 PUBWEAK OTG_HS_EP1_IN_IRQHandler
\r
594 SECTION .text:CODE:REORDER(1)
\r
595 OTG_HS_EP1_IN_IRQHandler
\r
596 B OTG_HS_EP1_IN_IRQHandler
\r
598 PUBWEAK OTG_HS_WKUP_IRQHandler
\r
599 SECTION .text:CODE:REORDER(1)
\r
600 OTG_HS_WKUP_IRQHandler
\r
601 B OTG_HS_WKUP_IRQHandler
\r
603 PUBWEAK OTG_HS_IRQHandler
\r
604 SECTION .text:CODE:REORDER(1)
\r
606 B OTG_HS_IRQHandler
\r
608 PUBWEAK DCMI_IRQHandler
\r
609 SECTION .text:CODE:REORDER(1)
\r
613 PUBWEAK CRYP_IRQHandler
\r
614 SECTION .text:CODE:REORDER(1)
\r
618 PUBWEAK HASH_RNG_IRQHandler
\r
619 SECTION .text:CODE:REORDER(1)
\r
620 HASH_RNG_IRQHandler
\r
621 B HASH_RNG_IRQHandler
\r
623 PUBWEAK FPU_IRQHandler
\r
624 SECTION .text:CODE:REORDER(1)
\r
629 /******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
\r