1 /* ---------------------------------------------------------------------------- */
\r
2 /* Atmel Microcontroller Software Support */
\r
3 /* SAM Software Package License */
\r
4 /* ---------------------------------------------------------------------------- */
\r
5 /* Copyright (c) 2014, Atmel Corporation */
\r
7 /* All rights reserved. */
\r
9 /* Redistribution and use in source and binary forms, with or without */
\r
10 /* modification, are permitted provided that the following condition is met: */
\r
12 /* - Redistributions of source code must retain the above copyright notice, */
\r
13 /* this list of conditions and the disclaimer below. */
\r
15 /* Atmel's name may not be used to endorse or promote products derived from */
\r
16 /* this software without specific prior written permission. */
\r
18 /* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */
\r
19 /* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
\r
20 /* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */
\r
21 /* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */
\r
22 /* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
\r
23 /* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */
\r
24 /* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
\r
25 /* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */
\r
26 /* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
\r
27 /* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
\r
28 /* ---------------------------------------------------------------------------- */
\r
30 #ifndef _SAM_USART0_INSTANCE_
\r
31 #define _SAM_USART0_INSTANCE_
\r
33 /* ========== Register definition for USART0 peripheral ========== */
\r
34 #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
\r
35 #define REG_USART0_CR (0x40024000U) /**< \brief (USART0) Control Register */
\r
36 #define REG_USART0_MR (0x40024004U) /**< \brief (USART0) Mode Register */
\r
37 #define REG_USART0_IER (0x40024008U) /**< \brief (USART0) Interrupt Enable Register */
\r
38 #define REG_USART0_IDR (0x4002400CU) /**< \brief (USART0) Interrupt Disable Register */
\r
39 #define REG_USART0_IMR (0x40024010U) /**< \brief (USART0) Interrupt Mask Register */
\r
40 #define REG_USART0_CSR (0x40024014U) /**< \brief (USART0) Channel Status Register */
\r
41 #define REG_USART0_RHR (0x40024018U) /**< \brief (USART0) Receive Holding Register */
\r
42 #define REG_USART0_THR (0x4002401CU) /**< \brief (USART0) Transmit Holding Register */
\r
43 #define REG_USART0_BRGR (0x40024020U) /**< \brief (USART0) Baud Rate Generator Register */
\r
44 #define REG_USART0_RTOR (0x40024024U) /**< \brief (USART0) Receiver Time-out Register */
\r
45 #define REG_USART0_TTGR (0x40024028U) /**< \brief (USART0) Transmitter Timeguard Register */
\r
46 #define REG_USART0_FIDI (0x40024040U) /**< \brief (USART0) FI DI Ratio Register */
\r
47 #define REG_USART0_NER (0x40024044U) /**< \brief (USART0) Number of Errors Register */
\r
48 #define REG_USART0_IF (0x4002404CU) /**< \brief (USART0) IrDA Filter Register */
\r
49 #define REG_USART0_MAN (0x40024050U) /**< \brief (USART0) Manchester Configuration Register */
\r
50 #define REG_USART0_LINMR (0x40024054U) /**< \brief (USART0) LIN Mode Register */
\r
51 #define REG_USART0_LINIR (0x40024058U) /**< \brief (USART0) LIN Identifier Register */
\r
52 #define REG_USART0_LINBRR (0x4002405CU) /**< \brief (USART0) LIN Baud Rate Register */
\r
53 #define REG_USART0_LONMR (0x40024060U) /**< \brief (USART0) LON Mode Register */
\r
54 #define REG_USART0_LONPR (0x40024064U) /**< \brief (USART0) LON Preamble Register */
\r
55 #define REG_USART0_LONDL (0x40024068U) /**< \brief (USART0) LON Data Length Register */
\r
56 #define REG_USART0_LONL2HDR (0x4002406CU) /**< \brief (USART0) LON L2HDR Register */
\r
57 #define REG_USART0_LONBL (0x40024070U) /**< \brief (USART0) LON Backlog Register */
\r
58 #define REG_USART0_LONB1TX (0x40024074U) /**< \brief (USART0) LON Beta1 Tx Register */
\r
59 #define REG_USART0_LONB1RX (0x40024078U) /**< \brief (USART0) LON Beta1 Rx Register */
\r
60 #define REG_USART0_LONPRIO (0x4002407CU) /**< \brief (USART0) LON Priority Register */
\r
61 #define REG_USART0_IDTTX (0x40024080U) /**< \brief (USART0) LON IDT Tx Register */
\r
62 #define REG_USART0_IDTRX (0x40024084U) /**< \brief (USART0) LON IDT Rx Register */
\r
63 #define REG_USART0_ICDIFF (0x40024088U) /**< \brief (USART0) IC DIFF Register */
\r
64 #define REG_USART0_WPMR (0x400240E4U) /**< \brief (USART0) Write Protection Mode Register */
\r
65 #define REG_USART0_WPSR (0x400240E8U) /**< \brief (USART0) Write Protection Status Register */
\r
66 #define REG_USART0_VERSION (0x400240FCU) /**< \brief (USART0) Version Register */
\r
68 #define REG_USART0_CR (*(__O uint32_t*)0x40024000U) /**< \brief (USART0) Control Register */
\r
69 #define REG_USART0_MR (*(__IO uint32_t*)0x40024004U) /**< \brief (USART0) Mode Register */
\r
70 #define REG_USART0_IER (*(__O uint32_t*)0x40024008U) /**< \brief (USART0) Interrupt Enable Register */
\r
71 #define REG_USART0_IDR (*(__O uint32_t*)0x4002400CU) /**< \brief (USART0) Interrupt Disable Register */
\r
72 #define REG_USART0_IMR (*(__I uint32_t*)0x40024010U) /**< \brief (USART0) Interrupt Mask Register */
\r
73 #define REG_USART0_CSR (*(__I uint32_t*)0x40024014U) /**< \brief (USART0) Channel Status Register */
\r
74 #define REG_USART0_RHR (*(__I uint32_t*)0x40024018U) /**< \brief (USART0) Receive Holding Register */
\r
75 #define REG_USART0_THR (*(__O uint32_t*)0x4002401CU) /**< \brief (USART0) Transmit Holding Register */
\r
76 #define REG_USART0_BRGR (*(__IO uint32_t*)0x40024020U) /**< \brief (USART0) Baud Rate Generator Register */
\r
77 #define REG_USART0_RTOR (*(__IO uint32_t*)0x40024024U) /**< \brief (USART0) Receiver Time-out Register */
\r
78 #define REG_USART0_TTGR (*(__IO uint32_t*)0x40024028U) /**< \brief (USART0) Transmitter Timeguard Register */
\r
79 #define REG_USART0_FIDI (*(__IO uint32_t*)0x40024040U) /**< \brief (USART0) FI DI Ratio Register */
\r
80 #define REG_USART0_NER (*(__I uint32_t*)0x40024044U) /**< \brief (USART0) Number of Errors Register */
\r
81 #define REG_USART0_IF (*(__IO uint32_t*)0x4002404CU) /**< \brief (USART0) IrDA Filter Register */
\r
82 #define REG_USART0_MAN (*(__IO uint32_t*)0x40024050U) /**< \brief (USART0) Manchester Configuration Register */
\r
83 #define REG_USART0_LINMR (*(__IO uint32_t*)0x40024054U) /**< \brief (USART0) LIN Mode Register */
\r
84 #define REG_USART0_LINIR (*(__IO uint32_t*)0x40024058U) /**< \brief (USART0) LIN Identifier Register */
\r
85 #define REG_USART0_LINBRR (*(__I uint32_t*)0x4002405CU) /**< \brief (USART0) LIN Baud Rate Register */
\r
86 #define REG_USART0_LONMR (*(__IO uint32_t*)0x40024060U) /**< \brief (USART0) LON Mode Register */
\r
87 #define REG_USART0_LONPR (*(__IO uint32_t*)0x40024064U) /**< \brief (USART0) LON Preamble Register */
\r
88 #define REG_USART0_LONDL (*(__IO uint32_t*)0x40024068U) /**< \brief (USART0) LON Data Length Register */
\r
89 #define REG_USART0_LONL2HDR (*(__IO uint32_t*)0x4002406CU) /**< \brief (USART0) LON L2HDR Register */
\r
90 #define REG_USART0_LONBL (*(__I uint32_t*)0x40024070U) /**< \brief (USART0) LON Backlog Register */
\r
91 #define REG_USART0_LONB1TX (*(__IO uint32_t*)0x40024074U) /**< \brief (USART0) LON Beta1 Tx Register */
\r
92 #define REG_USART0_LONB1RX (*(__IO uint32_t*)0x40024078U) /**< \brief (USART0) LON Beta1 Rx Register */
\r
93 #define REG_USART0_LONPRIO (*(__IO uint32_t*)0x4002407CU) /**< \brief (USART0) LON Priority Register */
\r
94 #define REG_USART0_IDTTX (*(__IO uint32_t*)0x40024080U) /**< \brief (USART0) LON IDT Tx Register */
\r
95 #define REG_USART0_IDTRX (*(__IO uint32_t*)0x40024084U) /**< \brief (USART0) LON IDT Rx Register */
\r
96 #define REG_USART0_ICDIFF (*(__IO uint32_t*)0x40024088U) /**< \brief (USART0) IC DIFF Register */
\r
97 #define REG_USART0_WPMR (*(__IO uint32_t*)0x400240E4U) /**< \brief (USART0) Write Protection Mode Register */
\r
98 #define REG_USART0_WPSR (*(__I uint32_t*)0x400240E8U) /**< \brief (USART0) Write Protection Status Register */
\r
99 #define REG_USART0_VERSION (*(__I uint32_t*)0x400240FCU) /**< \brief (USART0) Version Register */
\r
100 #endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
\r
102 #endif /* _SAM_USART0_INSTANCE_ */
\r