1 /* ----------------------------------------------------------------------------
\r
2 * ATMEL Microcontroller Software Support
\r
3 * ----------------------------------------------------------------------------
\r
4 * Copyright (c) 2010, Atmel Corporation
\r
6 * All rights reserved.
\r
8 * Redistribution and use in source and binary forms, with or without
\r
9 * modification, are permitted provided that the following conditions are met:
\r
11 * - Redistributions of source code must retain the above copyright notice,
\r
12 * this list of conditions and the disclaimer below.
\r
14 * Atmel's name may not be used to endorse or promote products derived from
\r
15 * this software without specific prior written permission.
\r
17 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
\r
18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
\r
19 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
\r
20 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
\r
21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
\r
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
\r
23 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
\r
24 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
\r
25 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
\r
26 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
27 * ----------------------------------------------------------------------------
\r
32 * Definitions and function prototype for SDRAMC.
\r
35 // ----------------------------------------------------------------------------------------------------------
\r
37 // ----------------------------------------------------------------------------------------------------------
\r
38 /** SDRAMC Configuration */
\r
39 #define EBI_SDRAMC_ADDR (0x70000000u)
\r
41 /** SDRAM bus width */
\r
42 #define BOARD_SDRAM_BUSWIDTH 16
\r
45 typedef struct _SSdramc_config
\r
47 uint32_t dwColumnBits ; // Number of Column Bits
\r
48 uint32_t dwRowBits ; // Number of Row Bits
\r
49 uint32_t dwBanks ; // Number of Banks
\r
50 uint32_t dwCAS ; // CAS Latency
\r
51 uint32_t dwDataBusWidth ; // Data Bus Width
\r
52 uint32_t dwWriteRecoveryDelay ; // Write Recovery Delay
\r
53 uint32_t dwRowCycleDelay_RowRefreshCycle ; // Row Cycle Delay and Row Refresh Cycle
\r
54 uint32_t dwRowPrechargeDelay ; // Row Precharge Delay
\r
55 uint32_t dwRowColumnDelay ; // Row to Column Delay
\r
56 uint32_t dwActivePrechargeDelay ; // Active to Precharge Delay
\r
57 uint32_t dwExitSelfRefreshActiveDelay ; // Exit Self Refresh to Active Delay
\r
58 uint32_t dwBK1 ; // bk1 addr
\r
62 typedef struct _SSdramc_Memory
\r
64 SSdramc_config cfg ;
\r
68 extern void SDRAMC_Configure( SSdramc_Memory* pMemory, uint32_t dwClockFrequency ) ;
\r