1 ;******************** (C) COPYRIGHT 2015 STMicroelectronics ********************
\r
2 ;* File Name : startup_stm32f756xx.s
\r
3 ;* Author : MCD Application Team
\r
4 ;* Version : V1.0.0RC1
\r
5 ;* Date : 24-March-2015
\r
6 ;* Description : STM32F756xx devices vector table for MDK-ARM toolchain.
\r
7 ;* This module performs:
\r
8 ;* - Set the initial SP
\r
9 ;* - Set the initial PC == Reset_Handler
\r
10 ;* - Set the vector table entries with the exceptions ISR address
\r
11 ;* - Branches to __main in the C library (which eventually
\r
13 ;* After Reset the CortexM7 processor is in Thread mode,
\r
14 ;* priority is Privileged, and the Stack is set to Main.
\r
15 ;* <<< Use Configuration Wizard in Context Menu >>>
\r
16 ;*******************************************************************************
\r
18 ;* Redistribution and use in source and binary forms, with or without modification,
\r
19 ;* are permitted provided that the following conditions are met:
\r
20 ;* 1. Redistributions of source code must retain the above copyright notice,
\r
21 ;* this list of conditions and the following disclaimer.
\r
22 ;* 2. Redistributions in binary form must reproduce the above copyright notice,
\r
23 ;* this list of conditions and the following disclaimer in the documentation
\r
24 ;* and/or other materials provided with the distribution.
\r
25 ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
\r
26 ;* may be used to endorse or promote products derived from this software
\r
27 ;* without specific prior written permission.
\r
29 ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
\r
30 ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
\r
31 ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
\r
32 ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
\r
33 ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
\r
34 ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
\r
35 ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
\r
36 ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
\r
37 ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
38 ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
40 ;*******************************************************************************
\r
42 ; Amount of memory (in bytes) allocated for Stack
\r
43 ; Tailor this value to your application needs
\r
44 ; <h> Stack Configuration
\r
45 ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
\r
48 Stack_Size EQU 0x00000400
\r
50 AREA STACK, NOINIT, READWRITE, ALIGN=3
\r
51 Stack_Mem SPACE Stack_Size
\r
55 ; <h> Heap Configuration
\r
56 ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
\r
59 Heap_Size EQU 0x00000200
\r
61 AREA HEAP, NOINIT, READWRITE, ALIGN=3
\r
63 Heap_Mem SPACE Heap_Size
\r
70 ; Vector Table Mapped to Address 0 at Reset
\r
71 AREA RESET, DATA, READONLY
\r
73 EXPORT __Vectors_End
\r
74 EXPORT __Vectors_Size
\r
76 __Vectors DCD __initial_sp ; Top of Stack
\r
77 DCD Reset_Handler ; Reset Handler
\r
78 DCD NMI_Handler ; NMI Handler
\r
79 DCD HardFault_Handler ; Hard Fault Handler
\r
80 DCD MemManage_Handler ; MPU Fault Handler
\r
81 DCD BusFault_Handler ; Bus Fault Handler
\r
82 DCD UsageFault_Handler ; Usage Fault Handler
\r
87 DCD SVC_Handler ; SVCall Handler
\r
88 DCD DebugMon_Handler ; Debug Monitor Handler
\r
90 DCD PendSV_Handler ; PendSV Handler
\r
91 DCD SysTick_Handler ; SysTick Handler
\r
93 ; External Interrupts
\r
94 DCD WWDG_IRQHandler ; Window WatchDog
\r
95 DCD PVD_IRQHandler ; PVD through EXTI Line detection
\r
96 DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
\r
97 DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
\r
98 DCD FLASH_IRQHandler ; FLASH
\r
99 DCD RCC_IRQHandler ; RCC
\r
100 DCD EXTI0_IRQHandler ; EXTI Line0
\r
101 DCD EXTI1_IRQHandler ; EXTI Line1
\r
102 DCD EXTI2_IRQHandler ; EXTI Line2
\r
103 DCD EXTI3_IRQHandler ; EXTI Line3
\r
104 DCD EXTI4_IRQHandler ; EXTI Line4
\r
105 DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
\r
106 DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
\r
107 DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
\r
108 DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
\r
109 DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
\r
110 DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
\r
111 DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
\r
112 DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
\r
113 DCD CAN1_TX_IRQHandler ; CAN1 TX
\r
114 DCD CAN1_RX0_IRQHandler ; CAN1 RX0
\r
115 DCD CAN1_RX1_IRQHandler ; CAN1 RX1
\r
116 DCD CAN1_SCE_IRQHandler ; CAN1 SCE
\r
117 DCD EXTI9_5_IRQHandler ; External Line[9:5]s
\r
118 DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
\r
119 DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
\r
120 DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
\r
121 DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
\r
122 DCD TIM2_IRQHandler ; TIM2
\r
123 DCD TIM3_IRQHandler ; TIM3
\r
124 DCD TIM4_IRQHandler ; TIM4
\r
125 DCD I2C1_EV_IRQHandler ; I2C1 Event
\r
126 DCD I2C1_ER_IRQHandler ; I2C1 Error
\r
127 DCD I2C2_EV_IRQHandler ; I2C2 Event
\r
128 DCD I2C2_ER_IRQHandler ; I2C2 Error
\r
129 DCD SPI1_IRQHandler ; SPI1
\r
130 DCD SPI2_IRQHandler ; SPI2
\r
131 DCD USART1_IRQHandler ; USART1
\r
132 DCD USART2_IRQHandler ; USART2
\r
133 DCD USART3_IRQHandler ; USART3
\r
134 DCD EXTI15_10_IRQHandler ; External Line[15:10]s
\r
135 DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
\r
136 DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
\r
137 DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
\r
138 DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
\r
139 DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
\r
140 DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
\r
141 DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
\r
142 DCD FMC_IRQHandler ; FMC
\r
143 DCD SDMMC1_IRQHandler ; SDMMC1
\r
144 DCD TIM5_IRQHandler ; TIM5
\r
145 DCD SPI3_IRQHandler ; SPI3
\r
146 DCD UART4_IRQHandler ; UART4
\r
147 DCD UART5_IRQHandler ; UART5
\r
148 DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
\r
149 DCD TIM7_IRQHandler ; TIM7
\r
150 DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
\r
151 DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
\r
152 DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
\r
153 DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
\r
154 DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
\r
155 DCD ETH_IRQHandler ; Ethernet
\r
156 DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
\r
157 DCD CAN2_TX_IRQHandler ; CAN2 TX
\r
158 DCD CAN2_RX0_IRQHandler ; CAN2 RX0
\r
159 DCD CAN2_RX1_IRQHandler ; CAN2 RX1
\r
160 DCD CAN2_SCE_IRQHandler ; CAN2 SCE
\r
161 DCD OTG_FS_IRQHandler ; USB OTG FS
\r
162 DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
\r
163 DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
\r
164 DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
\r
165 DCD USART6_IRQHandler ; USART6
\r
166 DCD I2C3_EV_IRQHandler ; I2C3 event
\r
167 DCD I2C3_ER_IRQHandler ; I2C3 error
\r
168 DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
\r
169 DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
\r
170 DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
\r
171 DCD OTG_HS_IRQHandler ; USB OTG HS
\r
172 DCD DCMI_IRQHandler ; DCMI
\r
173 DCD CRYP_IRQHandler ; CRYP crypto
\r
174 DCD HASH_RNG_IRQHandler ; Hash and Rng
\r
175 DCD FPU_IRQHandler ; FPU
\r
176 DCD UART7_IRQHandler ; UART7
\r
177 DCD UART8_IRQHandler ; UART8
\r
178 DCD SPI4_IRQHandler ; SPI4
\r
179 DCD SPI5_IRQHandler ; SPI5
\r
180 DCD SPI6_IRQHandler ; SPI6
\r
181 DCD SAI1_IRQHandler ; SAI1
\r
182 DCD LTDC_IRQHandler ; LTDC
\r
183 DCD LTDC_ER_IRQHandler ; LTDC error
\r
184 DCD DMA2D_IRQHandler ; DMA2D
\r
185 DCD SAI2_IRQHandler ; SAI2
\r
186 DCD QUADSPI_IRQHandler ; QUADSPI
\r
187 DCD LPTIM1_IRQHandler ; LPTIM1
\r
188 DCD CEC_IRQHandler ; HDMI_CEC
\r
189 DCD I2C4_EV_IRQHandler ; I2C4 Event
\r
190 DCD I2C4_ER_IRQHandler ; I2C4 Error
\r
191 DCD SPDIF_RX_IRQHandler ; SPDIF_RX
\r
194 __Vectors_Size EQU __Vectors_End - __Vectors
\r
196 AREA |.text|, CODE, READONLY
\r
200 EXPORT Reset_Handler [WEAK]
\r
204 LDR R0, =SystemInit
\r
210 ; Dummy Exception Handlers (infinite loops which can be modified)
\r
213 EXPORT NMI_Handler [WEAK]
\r
218 EXPORT HardFault_Handler [WEAK]
\r
223 EXPORT MemManage_Handler [WEAK]
\r
228 EXPORT BusFault_Handler [WEAK]
\r
231 UsageFault_Handler\
\r
233 EXPORT UsageFault_Handler [WEAK]
\r
237 EXPORT SVC_Handler [WEAK]
\r
242 EXPORT DebugMon_Handler [WEAK]
\r
245 PendSV_Handler PROC
\r
246 EXPORT PendSV_Handler [WEAK]
\r
249 SysTick_Handler PROC
\r
250 EXPORT SysTick_Handler [WEAK]
\r
254 Default_Handler PROC
\r
256 EXPORT WWDG_IRQHandler [WEAK]
\r
257 EXPORT PVD_IRQHandler [WEAK]
\r
258 EXPORT TAMP_STAMP_IRQHandler [WEAK]
\r
259 EXPORT RTC_WKUP_IRQHandler [WEAK]
\r
260 EXPORT FLASH_IRQHandler [WEAK]
\r
261 EXPORT RCC_IRQHandler [WEAK]
\r
262 EXPORT EXTI0_IRQHandler [WEAK]
\r
263 EXPORT EXTI1_IRQHandler [WEAK]
\r
264 EXPORT EXTI2_IRQHandler [WEAK]
\r
265 EXPORT EXTI3_IRQHandler [WEAK]
\r
266 EXPORT EXTI4_IRQHandler [WEAK]
\r
267 EXPORT DMA1_Stream0_IRQHandler [WEAK]
\r
268 EXPORT DMA1_Stream1_IRQHandler [WEAK]
\r
269 EXPORT DMA1_Stream2_IRQHandler [WEAK]
\r
270 EXPORT DMA1_Stream3_IRQHandler [WEAK]
\r
271 EXPORT DMA1_Stream4_IRQHandler [WEAK]
\r
272 EXPORT DMA1_Stream5_IRQHandler [WEAK]
\r
273 EXPORT DMA1_Stream6_IRQHandler [WEAK]
\r
274 EXPORT ADC_IRQHandler [WEAK]
\r
275 EXPORT CAN1_TX_IRQHandler [WEAK]
\r
276 EXPORT CAN1_RX0_IRQHandler [WEAK]
\r
277 EXPORT CAN1_RX1_IRQHandler [WEAK]
\r
278 EXPORT CAN1_SCE_IRQHandler [WEAK]
\r
279 EXPORT EXTI9_5_IRQHandler [WEAK]
\r
280 EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
\r
281 EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
\r
282 EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
\r
283 EXPORT TIM1_CC_IRQHandler [WEAK]
\r
284 EXPORT TIM2_IRQHandler [WEAK]
\r
285 EXPORT TIM3_IRQHandler [WEAK]
\r
286 EXPORT TIM4_IRQHandler [WEAK]
\r
287 EXPORT I2C1_EV_IRQHandler [WEAK]
\r
288 EXPORT I2C1_ER_IRQHandler [WEAK]
\r
289 EXPORT I2C2_EV_IRQHandler [WEAK]
\r
290 EXPORT I2C2_ER_IRQHandler [WEAK]
\r
291 EXPORT SPI1_IRQHandler [WEAK]
\r
292 EXPORT SPI2_IRQHandler [WEAK]
\r
293 EXPORT USART1_IRQHandler [WEAK]
\r
294 EXPORT USART2_IRQHandler [WEAK]
\r
295 EXPORT USART3_IRQHandler [WEAK]
\r
296 EXPORT EXTI15_10_IRQHandler [WEAK]
\r
297 EXPORT RTC_Alarm_IRQHandler [WEAK]
\r
298 EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
\r
299 EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
\r
300 EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
\r
301 EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
\r
302 EXPORT TIM8_CC_IRQHandler [WEAK]
\r
303 EXPORT DMA1_Stream7_IRQHandler [WEAK]
\r
304 EXPORT FMC_IRQHandler [WEAK]
\r
305 EXPORT SDMMC1_IRQHandler [WEAK]
\r
306 EXPORT TIM5_IRQHandler [WEAK]
\r
307 EXPORT SPI3_IRQHandler [WEAK]
\r
308 EXPORT UART4_IRQHandler [WEAK]
\r
309 EXPORT UART5_IRQHandler [WEAK]
\r
310 EXPORT TIM6_DAC_IRQHandler [WEAK]
\r
311 EXPORT TIM7_IRQHandler [WEAK]
\r
312 EXPORT DMA2_Stream0_IRQHandler [WEAK]
\r
313 EXPORT DMA2_Stream1_IRQHandler [WEAK]
\r
314 EXPORT DMA2_Stream2_IRQHandler [WEAK]
\r
315 EXPORT DMA2_Stream3_IRQHandler [WEAK]
\r
316 EXPORT DMA2_Stream4_IRQHandler [WEAK]
\r
317 EXPORT ETH_IRQHandler [WEAK]
\r
318 EXPORT ETH_WKUP_IRQHandler [WEAK]
\r
319 EXPORT CAN2_TX_IRQHandler [WEAK]
\r
320 EXPORT CAN2_RX0_IRQHandler [WEAK]
\r
321 EXPORT CAN2_RX1_IRQHandler [WEAK]
\r
322 EXPORT CAN2_SCE_IRQHandler [WEAK]
\r
323 EXPORT OTG_FS_IRQHandler [WEAK]
\r
324 EXPORT DMA2_Stream5_IRQHandler [WEAK]
\r
325 EXPORT DMA2_Stream6_IRQHandler [WEAK]
\r
326 EXPORT DMA2_Stream7_IRQHandler [WEAK]
\r
327 EXPORT USART6_IRQHandler [WEAK]
\r
328 EXPORT I2C3_EV_IRQHandler [WEAK]
\r
329 EXPORT I2C3_ER_IRQHandler [WEAK]
\r
330 EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
\r
331 EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
\r
332 EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
\r
333 EXPORT OTG_HS_IRQHandler [WEAK]
\r
334 EXPORT DCMI_IRQHandler [WEAK]
\r
335 EXPORT CRYP_IRQHandler [WEAK]
\r
336 EXPORT HASH_RNG_IRQHandler [WEAK]
\r
337 EXPORT FPU_IRQHandler [WEAK]
\r
338 EXPORT UART7_IRQHandler [WEAK]
\r
339 EXPORT UART8_IRQHandler [WEAK]
\r
340 EXPORT SPI4_IRQHandler [WEAK]
\r
341 EXPORT SPI5_IRQHandler [WEAK]
\r
342 EXPORT SPI6_IRQHandler [WEAK]
\r
343 EXPORT SAI1_IRQHandler [WEAK]
\r
344 EXPORT LTDC_IRQHandler [WEAK]
\r
345 EXPORT LTDC_ER_IRQHandler [WEAK]
\r
346 EXPORT DMA2D_IRQHandler [WEAK]
\r
347 EXPORT SAI2_IRQHandler [WEAK]
\r
348 EXPORT QUADSPI_IRQHandler [WEAK]
\r
349 EXPORT LPTIM1_IRQHandler [WEAK]
\r
350 EXPORT CEC_IRQHandler [WEAK]
\r
351 EXPORT I2C4_EV_IRQHandler [WEAK]
\r
352 EXPORT I2C4_ER_IRQHandler [WEAK]
\r
353 EXPORT SPDIF_RX_IRQHandler [WEAK]
\r
357 TAMP_STAMP_IRQHandler
\r
358 RTC_WKUP_IRQHandler
\r
366 DMA1_Stream0_IRQHandler
\r
367 DMA1_Stream1_IRQHandler
\r
368 DMA1_Stream2_IRQHandler
\r
369 DMA1_Stream3_IRQHandler
\r
370 DMA1_Stream4_IRQHandler
\r
371 DMA1_Stream5_IRQHandler
\r
372 DMA1_Stream6_IRQHandler
\r
374 CAN1_TX_IRQHandler
\r
375 CAN1_RX0_IRQHandler
\r
376 CAN1_RX1_IRQHandler
\r
377 CAN1_SCE_IRQHandler
\r
378 EXTI9_5_IRQHandler
\r
379 TIM1_BRK_TIM9_IRQHandler
\r
380 TIM1_UP_TIM10_IRQHandler
\r
381 TIM1_TRG_COM_TIM11_IRQHandler
\r
382 TIM1_CC_IRQHandler
\r
386 I2C1_EV_IRQHandler
\r
387 I2C1_ER_IRQHandler
\r
388 I2C2_EV_IRQHandler
\r
389 I2C2_ER_IRQHandler
\r
395 EXTI15_10_IRQHandler
\r
396 RTC_Alarm_IRQHandler
\r
397 OTG_FS_WKUP_IRQHandler
\r
398 TIM8_BRK_TIM12_IRQHandler
\r
399 TIM8_UP_TIM13_IRQHandler
\r
400 TIM8_TRG_COM_TIM14_IRQHandler
\r
401 TIM8_CC_IRQHandler
\r
402 DMA1_Stream7_IRQHandler
\r
409 TIM6_DAC_IRQHandler
\r
411 DMA2_Stream0_IRQHandler
\r
412 DMA2_Stream1_IRQHandler
\r
413 DMA2_Stream2_IRQHandler
\r
414 DMA2_Stream3_IRQHandler
\r
415 DMA2_Stream4_IRQHandler
\r
417 ETH_WKUP_IRQHandler
\r
418 CAN2_TX_IRQHandler
\r
419 CAN2_RX0_IRQHandler
\r
420 CAN2_RX1_IRQHandler
\r
421 CAN2_SCE_IRQHandler
\r
423 DMA2_Stream5_IRQHandler
\r
424 DMA2_Stream6_IRQHandler
\r
425 DMA2_Stream7_IRQHandler
\r
427 I2C3_EV_IRQHandler
\r
428 I2C3_ER_IRQHandler
\r
429 OTG_HS_EP1_OUT_IRQHandler
\r
430 OTG_HS_EP1_IN_IRQHandler
\r
431 OTG_HS_WKUP_IRQHandler
\r
435 HASH_RNG_IRQHandler
\r
444 LTDC_ER_IRQHandler
\r
452 SPDIF_RX_IRQHandler
\r
459 ;*******************************************************************************
\r
460 ; User Stack and Heap initialization
\r
461 ;*******************************************************************************
\r
464 EXPORT __initial_sp
\r
466 EXPORT __heap_limit
\r
470 IMPORT __use_two_region_memory
\r
471 EXPORT __user_initial_stackheap
\r
473 __user_initial_stackheap
\r
476 LDR R1, =(Stack_Mem + Stack_Size)
\r
477 LDR R2, = (Heap_Mem + Heap_Size)
\r
478 LDR R3, = Stack_Mem
\r
487 ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
\r