2 FreeRTOS V8.1.1 - Copyright (C) 2014 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS provides completely free yet professionally developed, *
\r
10 * robust, strictly quality controlled, supported, and cross *
\r
11 * platform software that has become a de facto standard. *
\r
13 * Help yourself get started quickly and support the FreeRTOS *
\r
14 * project by purchasing a FreeRTOS tutorial book, reference *
\r
15 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
19 ***************************************************************************
\r
21 This file is part of the FreeRTOS distribution.
\r
23 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
24 the terms of the GNU General Public License (version 2) as published by the
\r
25 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
27 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
28 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
29 >>! obliged to provide the source code for proprietary components !<<
\r
30 >>! outside of the FreeRTOS kernel. !<<
\r
32 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
33 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
34 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
35 link: http://www.freertos.org/a00114.html
\r
39 ***************************************************************************
\r
41 * Having a problem? Start by reading the FAQ "My application does *
\r
42 * not run, what could be wrong?" *
\r
44 * http://www.FreeRTOS.org/FAQHelp.html *
\r
46 ***************************************************************************
\r
48 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
49 license and Real Time Engineers Ltd. contact details.
\r
51 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
52 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
53 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
55 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
56 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
57 licenses offer ticketed support, indemnification and middleware.
\r
59 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
60 engineered and independently SIL3 certified version for use in safety and
\r
61 mission critical applications that require provable dependability.
\r
67 BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER FOR UART0.
\r
69 ***Note*** This example uses queues to send each character into an interrupt
\r
70 service routine and out of an interrupt service routine individually. This
\r
71 is done to demonstrate queues being used in an interrupt, and to deliberately
\r
72 load the system to test the FreeRTOS port. It is *NOT* meant to be an
\r
73 example of an efficient implementation. An efficient implementation should
\r
74 use FIFOs or DMA if available, and only use FreeRTOS API functions when
\r
75 enough has been received to warrant a task being unblocked to process the
\r
79 /* Scheduler includes. */
\r
80 #include "FreeRTOS.h"
\r
83 #include "comtest2.h"
\r
85 /* Library includes. */
\r
86 #include "mb9bf506n.h"
\r
87 #include "system_mb9bf50x.h"
\r
89 /* Demo application includes. */
\r
91 /*-----------------------------------------------------------*/
\r
93 /* Register bit definitions. */
\r
94 #define serRX_INT_ENABLE 0x10
\r
95 #define serTX_INT_ENABLE 0x08
\r
96 #define serRX_ENABLE 0x02
\r
97 #define serTX_ENABLE 0x01
\r
98 #define serORE_ERROR_BIT 0x08
\r
99 #define serFRE_ERROR_BIT 0x10
\r
100 #define serPE_ERROR_BIT 0x20
\r
101 #define serRX_INT 0x04
\r
102 #define serTX_INT 0x02
\r
104 /* Misc defines. */
\r
105 #define serINVALID_QUEUE ( ( QueueHandle_t ) 0 )
\r
106 #define serNO_BLOCK ( ( TickType_t ) 0 )
\r
108 /*-----------------------------------------------------------*/
\r
110 /* The queue used to hold received characters. */
\r
111 static QueueHandle_t xRxedChars;
\r
112 static QueueHandle_t xCharsForTx;
\r
114 /*-----------------------------------------------------------*/
\r
117 * See the serial2.h header file.
\r
119 xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
121 /* Create the queues used to hold Rx/Tx characters. */
\r
122 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
123 xCharsForTx = xQueueCreate( uxQueueLength + 1, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
125 /* If the queues were created correctly then setup the serial port
\r
127 if( ( xRxedChars != serINVALID_QUEUE ) && ( xCharsForTx != serINVALID_QUEUE ) )
\r
129 /* Ensure interrupts don't fire during the init process. Interrupts
\r
130 will be enabled automatically when the first task start running. */
\r
131 portDISABLE_INTERRUPTS();
\r
133 /* Configure P21 and P22 for use by the UART. */
\r
134 FM3_GPIO->PFR2 |= ( 1 << 0x01 ) | ( 1 << 0x02 );
\r
136 /* SIN0_0 and SOT0_0. */
\r
137 FM3_GPIO->EPFR07 |= ( 1 << 6 );
\r
140 FM3_MFS0_UART->SCR = 0x80;
\r
142 /* Enable output in mode 0. */
\r
143 FM3_MFS0_UART->SMR = 0x01;
\r
145 /* Clear all errors that may already be present. */
\r
146 FM3_MFS0_UART->SSR = 0x00;
\r
147 FM3_MFS0_UART->ESCR = 0x00;
\r
149 FM3_MFS0_UART->BGR = ( configCPU_CLOCK_HZ / 2UL ) / ( ulWantedBaud - 1UL );
\r
151 /* Enable Rx, Tx, and the Rx interrupt. */
\r
152 FM3_MFS0_UART->SCR |= ( serRX_ENABLE | serTX_ENABLE | serRX_INT_ENABLE );
\r
154 /* Configure the NVIC for UART interrupts. */
\r
155 NVIC_ClearPendingIRQ( MFS0RX_IRQn );
\r
156 NVIC_EnableIRQ( MFS0RX_IRQn );
\r
158 /* The priority *MUST* be at or below
\r
159 configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY as FreeRTOS API functions
\r
160 are called in the interrupt handler. */
\r
161 NVIC_SetPriority( MFS0RX_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
\r
163 /* Do the same for the Tx interrupts. */
\r
164 NVIC_ClearPendingIRQ( MFS0TX_IRQn );
\r
165 NVIC_EnableIRQ( MFS0TX_IRQn );
\r
167 /* The priority *MUST* be at or below
\r
168 configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY as FreeRTOS API functions
\r
169 are called in the interrupt handler. */
\r
170 NVIC_SetPriority( MFS0TX_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
\r
173 /* This demo file only supports a single port but we have to return
\r
174 something to comply with the standard demo header file. */
\r
175 return ( xComPortHandle ) 0;
\r
177 /*-----------------------------------------------------------*/
\r
179 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed char *pcRxedChar, TickType_t xBlockTime )
\r
181 /* The port handle is not required as this driver only supports one port. */
\r
184 /* Get the next character from the buffer. Return false if no characters
\r
185 are available, or arrive before xBlockTime expires. */
\r
186 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
195 /*-----------------------------------------------------------*/
\r
197 void vSerialPutString( xComPortHandle pxPort, const signed char * const pcString, unsigned short usStringLength )
\r
199 signed char *pxNext;
\r
201 /* A couple of parameters that this port does not use. */
\r
202 ( void ) usStringLength;
\r
205 /* NOTE: This implementation does not handle the queue being full as no
\r
206 block time is used! */
\r
208 /* The port handle is not required as this driver only supports one UART. */
\r
211 /* Send each character in the string, one at a time. */
\r
212 pxNext = ( signed char * ) pcString;
\r
215 xSerialPutChar( pxPort, *pxNext, serNO_BLOCK );
\r
219 /*-----------------------------------------------------------*/
\r
221 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, TickType_t xBlockTime )
\r
223 signed portBASE_TYPE xReturn;
\r
225 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) == pdPASS )
\r
229 /* Enable the UART Tx interrupt. */
\r
230 FM3_MFS0_UART->SCR |= serTX_INT_ENABLE;
\r
239 /*-----------------------------------------------------------*/
\r
241 void vSerialClose( xComPortHandle xPort )
\r
243 /* Not supported as not required by the demo application. */
\r
245 /*-----------------------------------------------------------*/
\r
247 void MFS0RX_IRQHandler( void )
\r
249 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
252 if( ( FM3_MFS0_UART->SSR & ( serORE_ERROR_BIT | serFRE_ERROR_BIT | serPE_ERROR_BIT ) ) != 0 )
\r
254 /* A PE, ORE or FRE error occurred. Clear it. */
\r
255 FM3_MFS0_UART->SSR |= ( 1 << 7 );
\r
256 cChar = FM3_MFS0_UART->RDR;
\r
258 else if( FM3_MFS0_UART->SSR & serRX_INT )
\r
260 /* A character has been received on the USART, send it to the Rx
\r
262 cChar = FM3_MFS0_UART->RDR;
\r
263 xQueueSendFromISR( xRxedChars, &cChar, &xHigherPriorityTaskWoken );
\r
266 /* If sending or receiving from a queue has caused a task to unblock, and
\r
267 the unblocked task has a priority equal to or higher than the currently
\r
268 running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
\r
269 will have automatically been set to pdTRUE within the queue send or receive
\r
270 function. portEND_SWITCHING_ISR() will then ensure that this ISR returns
\r
271 directly to the higher priority unblocked task. */
\r
272 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r
274 /*-----------------------------------------------------------*/
\r
276 void MFS0TX_IRQHandler( void )
\r
278 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
\r
281 if( FM3_MFS0_UART->SSR & serTX_INT )
\r
283 /* The interrupt was caused by the TX register becoming empty. Are
\r
284 there any more characters to transmit? */
\r
285 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xHigherPriorityTaskWoken ) == pdTRUE )
\r
287 /* A character was retrieved from the queue so can be sent to the
\r
289 FM3_MFS0_UART->TDR = cChar;
\r
293 /* Disable the Tx interrupt. */
\r
294 FM3_MFS0_UART->SCR &= ~serTX_INT_ENABLE;
\r
298 /* If sending or receiving from a queue has caused a task to unblock, and
\r
299 the unblocked task has a priority equal to or higher than the currently
\r
300 running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
\r
301 will have automatically been set to pdTRUE within the queue send or receive
\r
302 function. portEND_SWITCHING_ISR() will then ensure that this ISR returns
\r
303 directly to the higher priority unblocked task. */
\r
304 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r