1 /***********************************************************************************************************************
\r
3 * This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
\r
4 * No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
\r
5 * applicable laws, including copyright laws.
\r
6 * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIESREGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
\r
7 * OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
\r
8 * NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
\r
9 * LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
\r
10 * INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
\r
11 * ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
\r
12 * Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
\r
13 * of this software. By using this software, you agree to the additional terms and conditions found by accessing the
\r
15 * http://www.renesas.com/disclaimer
\r
17 * Copyright (C) 2015 Renesas Electronics Corporation. All rights reserved.
\r
18 ***********************************************************************************************************************/
\r
20 /***********************************************************************************************************************
\r
21 * File Name : r_cg_interrupthandlers.h
\r
22 * Version : Code Generator for RZ/T1 V1.00.00.09 [02 Mar 2015]
\r
23 * Device(s) : R7S910018CBG
\r
24 * Tool-Chain : GCCARM
\r
25 * Description : This file declares interrupt handlers.
\r
26 * Creation Date: 22/04/2015
\r
27 ***********************************************************************************************************************/
\r
28 #ifndef INTERRUPT_HANDLERS_H
\r
29 #define INTERRUPT_HANDLERS_H
\r
31 /***********************************************************************************************************************
\r
32 Macro definitions (Register bit)
\r
33 ***********************************************************************************************************************/
\r
35 /***********************************************************************************************************************
\r
37 ***********************************************************************************************************************/
\r
39 /***********************************************************************************************************************
\r
41 ***********************************************************************************************************************/
\r
43 /***********************************************************************************************************************
\r
45 ***********************************************************************************************************************/
\r
46 /* FIQ exception handler */
\r
48 __irq __arm void r_fiq_handler(void);
\r
51 __irq __arm void r_icu_irq12_interrupt(void);
\r
54 __irq __arm void r_rspi1_transmit_interrupt(void);
\r
57 __irq __arm void r_rspi1_error_interrupt(void);
\r
60 __irq __arm void r_rspi1_idle_interrupt(void);
\r
63 __irq __arm void r_scifa2_txif2_interrupt_entry(void);
\r
66 __irq __arm void r_scifa2_drif2_interrupt_entry(void);
\r
69 __irq __arm void r_scifa2_rxif2_interrupt_entry(void);
\r
72 __irq __arm void r_scifa2_brif2_interrupt_entry(void);
\r
75 __irq __arm void r_cmt_cmi4_interrupt(void);
\r
78 __irq __arm void r_cmt_cmi5_interrupt(void);
\r
79 #endif /* __ICCARM__ */
\r
82 void r_fiq_handler(void) __attribute__((interrupt ("FIQ")));
\r
85 void r_icu_irq12_interrupt(void) __attribute__((interrupt ("IRQ")));
\r
88 void r_rspi1_transmit_interrupt(void) __attribute__((interrupt ("IRQ")));
\r
91 void r_rspi1_error_interrupt(void) __attribute__((interrupt ("IRQ")));
\r
94 void r_rspi1_idle_interrupt(void) __attribute__((interrupt ("IRQ")));
\r
97 void r_scifa2_txif2_interrupt_entry(void) __attribute__((interrupt ("IRQ")));
\r
100 void r_scifa2_drif2_interrupt_entry(void) __attribute__((interrupt ("IRQ")));
\r
103 void r_scifa2_rxif2_interrupt_entry(void) __attribute__((interrupt ("IRQ")));
\r
106 void r_scifa2_brif2_interrupt_entry(void) __attribute__((interrupt ("IRQ")));
\r
109 void r_cmt_cmi4_interrupt(void) __attribute__((interrupt ("IRQ")));
\r
112 void r_cmt_cmi5_interrupt(void) __attribute__((interrupt ("IRQ")));
\r
113 #endif /* __GNUC__ */
\r