1 /******************************************************************************
3 * Copyright (C) 2009 - 2016 Xilinx, Inc. All rights reserved.
5 * Permission is hereby granted, free of charge, to any person obtaining a copy
6 * of this software and associated documentation files (the "Software"), to deal
7 * in the Software without restriction, including without limitation the rights
8 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
9 * copies of the Software, and to permit persons to whom the Software is
10 * furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
15 * Use of the Software is limited solely to applications:
16 * (a) running on a Xilinx device, or
17 * (b) that interact with a Xilinx device through a bus or interconnect.
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
21 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
22 * XILINX BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
23 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
24 * OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
27 * Except as contained in this notice, the name of the Xilinx shall not be used
28 * in advertising or otherwise to promote the sale, use or other dealings in
29 * this Software without prior written authorization from Xilinx.
31 ******************************************************************************/
32 /*****************************************************************************/
36 * This file contains the C level vectors for the ARM Cortex A9 core.
39 * MODIFICATION HISTORY:
41 * Ver Who Date Changes
42 * ----- ---- -------- ---------------------------------------------------
43 * 1.00a ecm 10/20/09 Initial version, moved over from bsp area
44 * 6.0 mus 27/07/16 Consolidated vectors for a53,a9 and r5 processor
45 * and added UndefinedException for a53 32 bit and r5
53 ******************************************************************************/
54 /***************************** Include Files *********************************/
56 #include "xil_exception.h"
59 /************************** Constant Definitions *****************************/
61 /**************************** Type Definitions *******************************/
64 Xil_ExceptionHandler Handler;
66 } XExc_VectorTableEntry;
68 /***************** Macros (Inline Functions) Definitions *********************/
70 /************************** Variable Definitions *****************************/
72 extern XExc_VectorTableEntry XExc_VectorTable[];
74 /************************** Function Prototypes ******************************/
77 /*****************************************************************************/
80 * This is the C level wrapper for the FIQ interrupt called from the vectors.s
89 ******************************************************************************/
90 void FIQInterrupt(void)
92 XExc_VectorTable[XIL_EXCEPTION_ID_FIQ_INT].Handler(XExc_VectorTable[
93 XIL_EXCEPTION_ID_FIQ_INT].Data);
96 /*****************************************************************************/
99 * This is the C level wrapper for the IRQ interrupt called from the vectors.s
108 ******************************************************************************/
109 void IRQInterrupt(void)
111 XExc_VectorTable[XIL_EXCEPTION_ID_IRQ_INT].Handler(XExc_VectorTable[
112 XIL_EXCEPTION_ID_IRQ_INT].Data);
115 #if !defined (__aarch64__)
116 /*****************************************************************************/
119 * This is the C level wrapper for the Undefined exception called from the
128 ******************************************************************************/
129 void UndefinedException(void)
131 XExc_VectorTable[XIL_EXCEPTION_ID_UNDEFINED_INT].Handler(XExc_VectorTable[
132 XIL_EXCEPTION_ID_UNDEFINED_INT].Data);
135 /*****************************************************************************/
138 * This is the C level wrapper for the SW Interrupt called from the vectors.s
147 ******************************************************************************/
148 void SWInterrupt(void)
150 XExc_VectorTable[XIL_EXCEPTION_ID_SWI_INT].Handler(XExc_VectorTable[
151 XIL_EXCEPTION_ID_SWI_INT].Data);
154 /*****************************************************************************/
157 * This is the C level wrapper for the DataAbort Interrupt called from the
166 ******************************************************************************/
167 void DataAbortInterrupt(void)
169 XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Handler(
170 XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Data);
173 /*****************************************************************************/
176 * This is the C level wrapper for the PrefetchAbort Interrupt called from the
185 ******************************************************************************/
186 void PrefetchAbortInterrupt(void)
188 XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Handler(
189 XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Data);
193 /*****************************************************************************/
196 * This is the C level wrapper for the Synchronous Interrupt called from the vectors.s
205 ******************************************************************************/
206 void SynchronousInterrupt(void)
208 XExc_VectorTable[XIL_EXCEPTION_ID_SYNC_INT].Handler(XExc_VectorTable[
209 XIL_EXCEPTION_ID_SYNC_INT].Data);
212 /*****************************************************************************/
215 * This is the C level wrapper for the SError Interrupt called from the
224 ******************************************************************************/
225 void SErrorInterrupt(void)
227 XExc_VectorTable[XIL_EXCEPTION_ID_SERROR_ABORT_INT].Handler(
228 XExc_VectorTable[XIL_EXCEPTION_ID_SERROR_ABORT_INT].Data);