1 /**************************************************************************//**
\r
3 * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Source File
\r
5 * @date 30. October 2009
\r
8 * Copyright (C) 2009 ARM Limited. All rights reserved.
\r
11 * ARM Limited (ARM) is supplying this software for use with Cortex-M
\r
12 * processor based microcontrollers. This file can be freely distributed
\r
13 * within development tools that are supporting such ARM based processors.
\r
16 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
\r
17 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
\r
18 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
\r
19 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
\r
20 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
\r
22 ******************************************************************************/
\r
26 /* define compiler specific symbols */
\r
27 #if defined ( __CC_ARM )
\r
28 #define __ASM __asm /*!< asm keyword for ARM Compiler */
\r
29 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
\r
31 #elif defined ( __ICCARM__ )
\r
32 #define __ASM __asm /*!< asm keyword for IAR Compiler */
\r
33 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only avaiable in High optimization mode! */
\r
35 #elif defined ( __GNUC__ )
\r
36 #define __ASM __asm /*!< asm keyword for GNU Compiler */
\r
37 #define __INLINE inline /*!< inline keyword for GNU Compiler */
\r
39 #elif defined ( __TASKING__ )
\r
40 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
\r
41 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
\r
46 /* ################### Compiler specific Intrinsics ########################### */
\r
48 #if defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
\r
49 /* ARM armcc specific functions */
\r
52 * @brief Return the Process Stack Pointer
\r
54 * @return ProcessStackPointer
\r
56 * Return the actual process stack pointer
\r
58 __ASM uint32_t __get_PSP(void)
\r
65 * @brief Set the Process Stack Pointer
\r
67 * @param topOfProcStack Process Stack Pointer
\r
69 * Assign the value ProcessStackPointer to the MSP
\r
70 * (process stack pointer) Cortex processor register
\r
72 __ASM void __set_PSP(uint32_t topOfProcStack)
\r
79 * @brief Return the Main Stack Pointer
\r
81 * @return Main Stack Pointer
\r
83 * Return the current value of the MSP (main stack pointer)
\r
84 * Cortex processor register
\r
86 __ASM uint32_t __get_MSP(void)
\r
93 * @brief Set the Main Stack Pointer
\r
95 * @param topOfMainStack Main Stack Pointer
\r
97 * Assign the value mainStackPointer to the MSP
\r
98 * (main stack pointer) Cortex processor register
\r
100 __ASM void __set_MSP(uint32_t mainStackPointer)
\r
107 * @brief Reverse byte order in unsigned short value
\r
109 * @param value value to reverse
\r
110 * @return reversed value
\r
112 * Reverse byte order in unsigned short value
\r
114 __ASM uint32_t __REV16(uint16_t value)
\r
121 * @brief Reverse byte order in signed short value with sign extension to integer
\r
123 * @param value value to reverse
\r
124 * @return reversed value
\r
126 * Reverse byte order in signed short value with sign extension to integer
\r
128 __ASM int32_t __REVSH(int16_t value)
\r
135 #if (__ARMCC_VERSION < 400000)
\r
138 * @brief Remove the exclusive lock created by ldrex
\r
140 * Removes the exclusive lock which is created by ldrex.
\r
142 __ASM void __CLREX(void)
\r
148 * @brief Return the Base Priority value
\r
150 * @return BasePriority
\r
152 * Return the content of the base priority register
\r
154 __ASM uint32_t __get_BASEPRI(void)
\r
161 * @brief Set the Base Priority value
\r
163 * @param basePri BasePriority
\r
165 * Set the base priority register
\r
167 __ASM void __set_BASEPRI(uint32_t basePri)
\r
174 * @brief Return the Priority Mask value
\r
178 * Return state of the priority mask bit from the priority mask register
\r
180 __ASM uint32_t __get_PRIMASK(void)
\r
187 * @brief Set the Priority Mask value
\r
189 * @param priMask PriMask
\r
191 * Set the priority mask bit in the priority mask register
\r
193 __ASM void __set_PRIMASK(uint32_t priMask)
\r
200 * @brief Return the Fault Mask value
\r
202 * @return FaultMask
\r
204 * Return the content of the fault mask register
\r
206 __ASM uint32_t __get_FAULTMASK(void)
\r
213 * @brief Set the Fault Mask value
\r
215 * @param faultMask faultMask value
\r
217 * Set the fault mask register
\r
219 __ASM void __set_FAULTMASK(uint32_t faultMask)
\r
226 * @brief Return the Control Register value
\r
228 * @return Control value
\r
230 * Return the content of the control register
\r
232 __ASM uint32_t __get_CONTROL(void)
\r
239 * @brief Set the Control Register value
\r
241 * @param control Control value
\r
243 * Set the control register
\r
245 __ASM void __set_CONTROL(uint32_t control)
\r
251 #endif /* __ARMCC_VERSION */
\r
255 #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
\r
256 /* IAR iccarm specific functions */
\r
257 #pragma diag_suppress=Pe940
\r
260 * @brief Return the Process Stack Pointer
\r
262 * @return ProcessStackPointer
\r
264 * Return the actual process stack pointer
\r
266 uint32_t __get_PSP(void)
\r
268 __ASM("mrs r0, psp");
\r
273 * @brief Set the Process Stack Pointer
\r
275 * @param topOfProcStack Process Stack Pointer
\r
277 * Assign the value ProcessStackPointer to the MSP
\r
278 * (process stack pointer) Cortex processor register
\r
280 void __set_PSP(uint32_t topOfProcStack)
\r
282 __ASM("msr psp, r0");
\r
287 * @brief Return the Main Stack Pointer
\r
289 * @return Main Stack Pointer
\r
291 * Return the current value of the MSP (main stack pointer)
\r
292 * Cortex processor register
\r
294 uint32_t __get_MSP(void)
\r
296 __ASM("mrs r0, msp");
\r
301 * @brief Set the Main Stack Pointer
\r
303 * @param topOfMainStack Main Stack Pointer
\r
305 * Assign the value mainStackPointer to the MSP
\r
306 * (main stack pointer) Cortex processor register
\r
308 void __set_MSP(uint32_t topOfMainStack)
\r
310 __ASM("msr msp, r0");
\r
315 * @brief Reverse byte order in unsigned short value
\r
317 * @param value value to reverse
\r
318 * @return reversed value
\r
320 * Reverse byte order in unsigned short value
\r
322 uint32_t __REV16(uint16_t value)
\r
324 __ASM("rev16 r0, r0");
\r
329 * @brief Reverse bit order of value
\r
331 * @param value value to reverse
\r
332 * @return reversed value
\r
334 * Reverse bit order of value
\r
336 uint32_t __RBIT(uint32_t value)
\r
338 __ASM("rbit r0, r0");
\r
343 * @brief LDR Exclusive (8 bit)
\r
345 * @param *addr address pointer
\r
346 * @return value of (*address)
\r
348 * Exclusive LDR command for 8 bit values)
\r
350 uint8_t __LDREXB(uint8_t *addr)
\r
352 __ASM("ldrexb r0, [r0]");
\r
357 * @brief LDR Exclusive (16 bit)
\r
359 * @param *addr address pointer
\r
360 * @return value of (*address)
\r
362 * Exclusive LDR command for 16 bit values
\r
364 uint16_t __LDREXH(uint16_t *addr)
\r
366 __ASM("ldrexh r0, [r0]");
\r
371 * @brief LDR Exclusive (32 bit)
\r
373 * @param *addr address pointer
\r
374 * @return value of (*address)
\r
376 * Exclusive LDR command for 32 bit values
\r
378 uint32_t __LDREXW(uint32_t *addr)
\r
380 __ASM("ldrex r0, [r0]");
\r
385 * @brief STR Exclusive (8 bit)
\r
387 * @param value value to store
\r
388 * @param *addr address pointer
\r
389 * @return successful / failed
\r
391 * Exclusive STR command for 8 bit values
\r
393 uint32_t __STREXB(uint8_t value, uint8_t *addr)
\r
395 __ASM("strexb r0, r0, [r1]");
\r
400 * @brief STR Exclusive (16 bit)
\r
402 * @param value value to store
\r
403 * @param *addr address pointer
\r
404 * @return successful / failed
\r
406 * Exclusive STR command for 16 bit values
\r
408 uint32_t __STREXH(uint16_t value, uint16_t *addr)
\r
410 __ASM("strexh r0, r0, [r1]");
\r
415 * @brief STR Exclusive (32 bit)
\r
417 * @param value value to store
\r
418 * @param *addr address pointer
\r
419 * @return successful / failed
\r
421 * Exclusive STR command for 32 bit values
\r
423 uint32_t __STREXW(uint32_t value, uint32_t *addr)
\r
425 __ASM("strex r0, r0, [r1]");
\r
429 #pragma diag_default=Pe940
\r
432 #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
\r
433 /* GNU gcc specific functions */
\r
436 * @brief Return the Process Stack Pointer
\r
438 * @return ProcessStackPointer
\r
440 * Return the actual process stack pointer
\r
442 uint32_t __get_PSP(void) __attribute__( ( naked ) );
\r
443 uint32_t __get_PSP(void)
\r
447 __ASM volatile ("MRS %0, psp\n\t"
\r
449 "BX lr \n\t" : "=r" (result) );
\r
454 * @brief Set the Process Stack Pointer
\r
456 * @param topOfProcStack Process Stack Pointer
\r
458 * Assign the value ProcessStackPointer to the MSP
\r
459 * (process stack pointer) Cortex processor register
\r
461 void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
\r
462 void __set_PSP(uint32_t topOfProcStack)
\r
464 __ASM volatile ("MSR psp, %0\n\t"
\r
465 "BX lr \n\t" : : "r" (topOfProcStack) );
\r
469 * @brief Return the Main Stack Pointer
\r
471 * @return Main Stack Pointer
\r
473 * Return the current value of the MSP (main stack pointer)
\r
474 * Cortex processor register
\r
476 uint32_t __get_MSP(void) __attribute__( ( naked ) );
\r
477 uint32_t __get_MSP(void)
\r
481 __ASM volatile ("MRS %0, msp\n\t"
\r
483 "BX lr \n\t" : "=r" (result) );
\r
488 * @brief Set the Main Stack Pointer
\r
490 * @param topOfMainStack Main Stack Pointer
\r
492 * Assign the value mainStackPointer to the MSP
\r
493 * (main stack pointer) Cortex processor register
\r
495 void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
\r
496 void __set_MSP(uint32_t topOfMainStack)
\r
498 __ASM volatile ("MSR msp, %0\n\t"
\r
499 "BX lr \n\t" : : "r" (topOfMainStack) );
\r
503 * @brief Return the Base Priority value
\r
505 * @return BasePriority
\r
507 * Return the content of the base priority register
\r
509 uint32_t __get_BASEPRI(void)
\r
513 __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
\r
518 * @brief Set the Base Priority value
\r
520 * @param basePri BasePriority
\r
522 * Set the base priority register
\r
524 void __set_BASEPRI(uint32_t value)
\r
526 __ASM volatile ("MSR basepri, %0" : : "r" (value) );
\r
530 * @brief Return the Priority Mask value
\r
534 * Return state of the priority mask bit from the priority mask register
\r
536 uint32_t __get_PRIMASK(void)
\r
540 __ASM volatile ("MRS %0, primask" : "=r" (result) );
\r
545 * @brief Set the Priority Mask value
\r
547 * @param priMask PriMask
\r
549 * Set the priority mask bit in the priority mask register
\r
551 void __set_PRIMASK(uint32_t priMask)
\r
553 __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
\r
557 * @brief Return the Fault Mask value
\r
559 * @return FaultMask
\r
561 * Return the content of the fault mask register
\r
563 uint32_t __get_FAULTMASK(void)
\r
567 __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
\r
572 * @brief Set the Fault Mask value
\r
574 * @param faultMask faultMask value
\r
576 * Set the fault mask register
\r
578 void __set_FAULTMASK(uint32_t faultMask)
\r
580 __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
\r
584 * @brief Return the Control Register value
\r
586 * @return Control value
\r
588 * Return the content of the control register
\r
590 uint32_t __get_CONTROL(void)
\r
594 __ASM volatile ("MRS %0, control" : "=r" (result) );
\r
599 * @brief Set the Control Register value
\r
601 * @param control Control value
\r
603 * Set the control register
\r
605 void __set_CONTROL(uint32_t control)
\r
607 __ASM volatile ("MSR control, %0" : : "r" (control) );
\r
612 * @brief Reverse byte order in integer value
\r
614 * @param value value to reverse
\r
615 * @return reversed value
\r
617 * Reverse byte order in integer value
\r
619 uint32_t __REV(uint32_t value)
\r
623 __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
\r
628 * @brief Reverse byte order in unsigned short value
\r
630 * @param value value to reverse
\r
631 * @return reversed value
\r
633 * Reverse byte order in unsigned short value
\r
635 uint32_t __REV16(uint16_t value)
\r
639 __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
\r
644 * @brief Reverse byte order in signed short value with sign extension to integer
\r
646 * @param value value to reverse
\r
647 * @return reversed value
\r
649 * Reverse byte order in signed short value with sign extension to integer
\r
651 int32_t __REVSH(int16_t value)
\r
655 __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
\r
660 * @brief Reverse bit order of value
\r
662 * @param value value to reverse
\r
663 * @return reversed value
\r
665 * Reverse bit order of value
\r
667 uint32_t __RBIT(uint32_t value)
\r
671 __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
\r
676 * @brief LDR Exclusive (8 bit)
\r
678 * @param *addr address pointer
\r
679 * @return value of (*address)
\r
681 * Exclusive LDR command for 8 bit value
\r
683 uint8_t __LDREXB(uint8_t *addr)
\r
687 __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
\r
692 * @brief LDR Exclusive (16 bit)
\r
694 * @param *addr address pointer
\r
695 * @return value of (*address)
\r
697 * Exclusive LDR command for 16 bit values
\r
699 uint16_t __LDREXH(uint16_t *addr)
\r
703 __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
\r
708 * @brief LDR Exclusive (32 bit)
\r
710 * @param *addr address pointer
\r
711 * @return value of (*address)
\r
713 * Exclusive LDR command for 32 bit values
\r
715 uint32_t __LDREXW(uint32_t *addr)
\r
719 __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
\r
724 * @brief STR Exclusive (8 bit)
\r
726 * @param value value to store
\r
727 * @param *addr address pointer
\r
728 * @return successful / failed
\r
730 * Exclusive STR command for 8 bit values
\r
732 uint32_t __STREXB(uint8_t value, uint8_t *addr)
\r
736 __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
\r
741 * @brief STR Exclusive (16 bit)
\r
743 * @param value value to store
\r
744 * @param *addr address pointer
\r
745 * @return successful / failed
\r
747 * Exclusive STR command for 16 bit values
\r
749 uint32_t __STREXH(uint16_t value, uint16_t *addr)
\r
753 __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
\r
758 * @brief STR Exclusive (32 bit)
\r
760 * @param value value to store
\r
761 * @param *addr address pointer
\r
762 * @return successful / failed
\r
764 * Exclusive STR command for 32 bit values
\r
766 uint32_t __STREXW(uint32_t value, uint32_t *addr)
\r
770 __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
\r
775 #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
\r
776 /* TASKING carm specific functions */
\r
779 * The CMSIS functions have been implemented as intrinsics in the compiler.
\r
780 * Please use "carm -?i" to get an up to date list of all instrinsics,
\r
781 * Including the CMSIS ones.
\r