2 FreeRTOS V9.0.1 - Copyright (C) 2017 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.
\r
13 ***************************************************************************
\r
14 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
15 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
16 >>! obliged to provide the source code for proprietary components !<<
\r
17 >>! outside of the FreeRTOS kernel. !<<
\r
18 ***************************************************************************
\r
20 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
21 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
22 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
23 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * FreeRTOS provides completely free yet professionally developed, *
\r
28 * robust, strictly quality controlled, supported, and cross *
\r
29 * platform software that is more than just the market leader, it *
\r
30 * is the industry's de facto standard. *
\r
32 * Help yourself get started quickly while simultaneously helping *
\r
33 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
34 * tutorial book, reference manual, or both: *
\r
35 * http://www.FreeRTOS.org/Documentation *
\r
37 ***************************************************************************
\r
39 http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading
\r
40 the FAQ page "My application does not run, what could be wrong?". Have you
\r
41 defined configASSERT()?
\r
43 http://www.FreeRTOS.org/support - In return for receiving this top quality
\r
44 embedded software for free we request you assist our global community by
\r
45 participating in the support forum.
\r
47 http://www.FreeRTOS.org/training - Investing in training allows your team to
\r
48 be as productive as possible as early as possible. Now you can receive
\r
49 FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
\r
50 Ltd, and the world's leading authority on the world's leading RTOS.
\r
52 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
53 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
54 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
56 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
57 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
59 http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
\r
60 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
61 licenses offer ticketed support, indemnification and commercial middleware.
\r
63 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
64 engineered and independently SIL3 certified version for use in safety and
\r
65 mission critical applications that require provable dependability.
\r
71 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
73 NOTE: This driver is primarily to test the scheduler functionality. It does
\r
74 not effectively use the buffers or DMA and is therefore not intended to be
\r
75 an example of an efficient driver. */
\r
77 /* Standard include file. */
\r
80 /* Scheduler include files. */
\r
81 #include "FreeRTOS.h"
\r
85 /* Demo app include files. */
\r
88 /* Hardware definitions. */
\r
89 #define serNO_PARITY ( ( unsigned char ) 0x02 << 3 )
\r
90 #define ser8DATA_BITS ( ( unsigned char ) 0x03 )
\r
91 #define ser1STOP_BIT ( ( unsigned char ) 0x07 )
\r
92 #define serSYSTEM_CLOCK ( ( unsigned char ) 0xdd )
\r
93 #define serTX_ENABLE ( ( unsigned char ) 0x04 )
\r
94 #define serRX_ENABLE ( ( unsigned char ) 0x01 )
\r
95 #define serTX_INT ( ( unsigned char ) 0x01 )
\r
96 #define serRX_INT ( ( unsigned char ) 0x02 )
\r
99 /* The queues used to communicate between tasks and ISR's. */
\r
100 static QueueHandle_t xRxedChars;
\r
101 static QueueHandle_t xCharsForTx;
\r
103 /* Flag used to indicate the tx status. */
\r
104 static portBASE_TYPE xTxHasEnded = pdTRUE;
\r
106 /*-----------------------------------------------------------*/
\r
108 xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
110 const unsigned long ulBaudRateDivisor = ( configCPU_CLOCK_HZ / ( 32UL * ulWantedBaud ) );
\r
112 /* Create the queues used by the com test task. */
\r
113 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
114 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
\r
116 xTxHasEnded = pdTRUE;
\r
118 /* Set the pins to UART mode. */
\r
119 MCF_GPIO_PUAPAR |= MCF_GPIO_PUAPAR_UTXD0_UTXD0;
\r
120 MCF_GPIO_PUAPAR |= MCF_GPIO_PUAPAR_URXD0_URXD0;
\r
122 /* Reset the peripheral. */
\r
123 MCF_UART0_UCR = MCF_UART_UCR_RESET_RX;
\r
124 MCF_UART0_UCR = MCF_UART_UCR_RESET_TX;
\r
125 MCF_UART0_UCR = MCF_UART_UCR_RESET_ERROR;
\r
126 MCF_UART0_UCR = MCF_UART_UCR_RESET_BKCHGINT;
\r
127 MCF_UART0_UCR = MCF_UART_UCR_RESET_MR | MCF_UART_UCR_RX_DISABLED | MCF_UART_UCR_TX_DISABLED;
\r
129 /* Configure the UART. */
\r
130 MCF_UART0_UMR1 = serNO_PARITY | ser8DATA_BITS;
\r
131 MCF_UART0_UMR2 = ser1STOP_BIT;
\r
132 MCF_UART0_UCSR = serSYSTEM_CLOCK;
\r
134 MCF_UART0_UBG1 = ( unsigned char ) ( ( ulBaudRateDivisor >> 8UL ) & 0xffUL );
\r
135 MCF_UART0_UBG2 = ( unsigned char ) ( ulBaudRateDivisor & 0xffUL );
\r
138 MCF_UART0_UCR = serTX_ENABLE | serRX_ENABLE;
\r
140 /* Configure the interrupt controller. Run the UARTs above the kernel
\r
141 interrupt priority for demo purposes. */
\r
142 MCF_INTC0_ICR13 = ( ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 1 ) << 3 );
\r
143 MCF_INTC0_IMRL &= ~( MCF_INTC_IMRL_INT_MASK13 | 0x01 );
\r
145 /* The Tx interrupt is not enabled until there is data to send. */
\r
146 MCF_UART0_UIMR = serRX_INT;
\r
148 /* Only a single port is implemented so we don't need to return anything. */
\r
151 /*-----------------------------------------------------------*/
\r
153 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed char *pcRxedChar, TickType_t xBlockTime )
\r
155 /* Only one port is supported. */
\r
158 /* Get the next character from the buffer. Return false if no characters
\r
159 are available or arrive before xBlockTime expires. */
\r
160 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
169 /*-----------------------------------------------------------*/
\r
171 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, TickType_t xBlockTime )
\r
173 /* Only one port is supported. */
\r
176 /* Return false if after the block time there is no room on the Tx queue. */
\r
177 if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
\r
182 /* A critical section should not be required as xTxHasEnded will not be
\r
183 written to by the ISR if it is already 0 (is this correct?). */
\r
184 if( xTxHasEnded != pdFALSE )
\r
186 xTxHasEnded = pdFALSE;
\r
187 MCF_UART0_UIMR = serRX_INT | serTX_INT;
\r
192 /*-----------------------------------------------------------*/
\r
194 void vSerialClose( xComPortHandle xPort )
\r
198 /*-----------------------------------------------------------*/
\r
200 __declspec(interrupt:0) void vUART0InterruptHandler( void )
\r
202 unsigned char ucChar;
\r
203 portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE, xDoneSomething = pdTRUE;
\r
205 while( xDoneSomething != pdFALSE )
\r
207 xDoneSomething = pdFALSE;
\r
209 /* Does the tx buffer contain space? */
\r
210 if( ( MCF_UART0_USR & MCF_UART_USR_TXRDY ) != 0x00 )
\r
212 /* Are there any characters queued to be sent? */
\r
213 if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
\r
215 /* Send the next char. */
\r
216 MCF_UART0_UTB = ucChar;
\r
217 xDoneSomething = pdTRUE;
\r
221 /* Turn off the Tx interrupt until such time as another character
\r
222 is being transmitted. */
\r
223 MCF_UART0_UIMR = serRX_INT;
\r
224 xTxHasEnded = pdTRUE;
\r
228 if( MCF_UART0_USR & MCF_UART_USR_RXRDY )
\r
230 ucChar = MCF_UART0_URB;
\r
231 xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
\r
232 xDoneSomething = pdTRUE;
\r
236 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
\r