1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2008/04/17 Revision: 0.2
\r
7 * (c) Copyright UNIS, spol. s r.o. 1997-2008
\r
12 * http : www.processorexpert.com
\r
13 * mail : info@processorexpert.com
\r
16 #ifndef __MCF52259_BWT_H__
\r
17 #define __MCF52259_BWT_H__
\r
20 /*********************************************************************
\r
22 * Backup Watchdog Timer Module (BWT)
\r
24 *********************************************************************/
\r
26 /* Register read/write macros */
\r
27 #define MCF_BWT_WCR (*(vuint16*)(0x40140000))
\r
28 #define MCF_BWT_WMR (*(vuint16*)(0x40140002))
\r
29 #define MCF_BWT_WCNTR (*(vuint16*)(0x40140004))
\r
30 #define MCF_BWT_WSR (*(vuint16*)(0x40140006))
\r
33 /* Bit definitions and macros for MCF_BWT_WCR */
\r
34 #define MCF_BWT_WCR_EN (0x1)
\r
35 #define MCF_BWT_WCR_DBG (0x2)
\r
36 #define MCF_BWT_WCR_DOZE (0x4)
\r
37 #define MCF_BWT_WCR_WAIT (0x8)
\r
38 #define MCF_BWT_WCR_STOP (0x10)
\r
40 /* Bit definitions and macros for MCF_BWT_WMR */
\r
41 #define MCF_BWT_WMR_WM(x) (((x)&0xFFFF)<<0)
\r
43 /* Bit definitions and macros for MCF_BWT_WCNTR */
\r
44 #define MCF_BWT_WCNTR_WC(x) (((x)&0xFFFF)<<0)
\r
46 /* Bit definitions and macros for MCF_BWT_WSR */
\r
47 #define MCF_BWT_WSR_WS(x) (((x)&0xFFFF)<<0)
\r
50 #endif /* __MCF52259_BWT_H__ */
\r