]> git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/ColdFire_MCF52259_CodeWarrior/main.c
Update version numbers in preparation for V8.2.0 release candidate 1.
[freertos] / FreeRTOS / Demo / ColdFire_MCF52259_CodeWarrior / main.c
1 /*\r
2     FreeRTOS V8.2.0rc1 - Copyright (C) 2014 Real Time Engineers Ltd.\r
3     All rights reserved\r
4 \r
5     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.\r
6 \r
7     This file is part of the FreeRTOS distribution.\r
8 \r
9     FreeRTOS is free software; you can redistribute it and/or modify it under\r
10     the terms of the GNU General Public License (version 2) as published by the\r
11     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.\r
12 \r
13     >>!   NOTE: The modification to the GPL is included to allow you to     !<<\r
14     >>!   distribute a combined work that includes FreeRTOS without being   !<<\r
15     >>!   obliged to provide the source code for proprietary components     !<<\r
16     >>!   outside of the FreeRTOS kernel.                                   !<<\r
17 \r
18     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY\r
19     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS\r
20     FOR A PARTICULAR PURPOSE.  Full license text is available on the following\r
21     link: http://www.freertos.org/a00114.html\r
22 \r
23     1 tab == 4 spaces!\r
24 \r
25     ***************************************************************************\r
26      *                                                                       *\r
27      *    Having a problem?  Start by reading the FAQ "My application does   *\r
28      *    not run, what could be wrong?".  Have you defined configASSERT()?  *\r
29      *                                                                       *\r
30      *    http://www.FreeRTOS.org/FAQHelp.html                               *\r
31      *                                                                       *\r
32     ***************************************************************************\r
33 \r
34     ***************************************************************************\r
35      *                                                                       *\r
36      *    FreeRTOS provides completely free yet professionally developed,    *\r
37      *    robust, strictly quality controlled, supported, and cross          *\r
38      *    platform software that is more than just the market leader, it     *\r
39      *    is the industry's de facto standard.                               *\r
40      *                                                                       *\r
41      *    Help yourself get started quickly while simultaneously helping     *\r
42      *    to support the FreeRTOS project by purchasing a FreeRTOS           *\r
43      *    tutorial book, reference manual, or both:                          *\r
44      *    http://www.FreeRTOS.org/Documentation                              *\r
45      *                                                                       *\r
46     ***************************************************************************\r
47 \r
48     ***************************************************************************\r
49      *                                                                       *\r
50      *   Investing in training allows your team to be as productive as       *\r
51      *   possible as early as possible, lowering your overall development    *\r
52      *   cost, and enabling you to bring a more robust product to market     *\r
53      *   earlier than would otherwise be possible.  Richard Barry is both    *\r
54      *   the architect and key author of FreeRTOS, and so also the world's   *\r
55      *   leading authority on what is the world's most popular real time     *\r
56      *   kernel for deeply embedded MCU designs.  Obtaining your training    *\r
57      *   from Richard ensures your team will gain directly from his in-depth *\r
58      *   product knowledge and years of usage experience.  Contact Real Time *\r
59      *   Engineers Ltd to enquire about the FreeRTOS Masterclass, presented  *\r
60      *   by Richard Barry:  http://www.FreeRTOS.org/contact\r
61      *                                                                       *\r
62     ***************************************************************************\r
63 \r
64     ***************************************************************************\r
65      *                                                                       *\r
66      *    You are receiving this top quality software for free.  Please play *\r
67      *    fair and reciprocate by reporting any suspected issues and         *\r
68      *    participating in the community forum:                              *\r
69      *    http://www.FreeRTOS.org/support                                    *\r
70      *                                                                       *\r
71      *    Thank you!                                                         *\r
72      *                                                                       *\r
73     ***************************************************************************\r
74 \r
75     http://www.FreeRTOS.org - Documentation, books, training, latest versions,\r
76     license and Real Time Engineers Ltd. contact details.\r
77 \r
78     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,\r
79     including FreeRTOS+Trace - an indispensable productivity tool, a DOS\r
80     compatible FAT file system, and our tiny thread aware UDP/IP stack.\r
81 \r
82     http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.\r
83     Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.\r
84 \r
85     http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High\r
86     Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS\r
87     licenses offer ticketed support, indemnification and commercial middleware.\r
88 \r
89     http://www.SafeRTOS.com - High Integrity Systems also provide a safety\r
90     engineered and independently SIL3 certified version for use in safety and\r
91     mission critical applications that require provable dependability.\r
92 \r
93     1 tab == 4 spaces!\r
94 */\r
95 \r
96 \r
97 /*\r
98  * Creates all the demo application tasks, then starts the scheduler.  The WEB\r
99  * documentation provides more details of the standard demo application tasks.\r
100  * In addition to the standard demo tasks, the following tasks and tests are\r
101  * defined and/or created within this file:\r
102  *\r
103  * "Web server" - Very basic demonstration of the lwIP stack.  The WEB server\r
104  * simply generates a page that shows the current state of all the tasks within\r
105  * the system, including the high water mark of each task stack. The high water\r
106  * mark is displayed as the amount of stack that has never been used, so the\r
107  * closer the value is to zero the closer the task has come to overflowing its\r
108  * stack.  The IP address and net mask are set within FreeRTOSConfig.h.\r
109  *\r
110  * "Check" task -  This only executes every five seconds but has a high priority\r
111  * to ensure it gets processor time.  Its main function is to check that all the\r
112  * standard demo tasks are still operational.  While no errors have been\r
113  * discovered the check task will toggle an LED every 5 seconds - the toggle\r
114  * rate increasing to 500ms being a visual indication that at least one task has\r
115  * reported unexpected behaviour.\r
116  *\r
117  * "Reg test" tasks - These fill the registers with known values, then check\r
118  * that each register still contains its expected value.  Each task uses\r
119  * different values.  The tasks run with very low priority so get preempted very\r
120  * frequently.  A register containing an unexpected value is indicative of an\r
121  * error in the context switching mechanism.\r
122  *\r
123  */\r
124 \r
125 /* Standard includes. */\r
126 #include <stdio.h>\r
127 \r
128 /* Scheduler includes. */\r
129 #include "FreeRTOS.h"\r
130 #include "task.h"\r
131 #include "queue.h"\r
132 #include "semphr.h"\r
133 \r
134 /* Demo app includes. */\r
135 #include "BlockQ.h"\r
136 #include "death.h"\r
137 #include "flash.h"\r
138 #include "partest.h"\r
139 #include "semtest.h"\r
140 #include "PollQ.h"\r
141 #include "GenQTest.h"\r
142 #include "QPeek.h"\r
143 #include "recmutex.h"\r
144 \r
145 /*-----------------------------------------------------------*/\r
146 \r
147 /* The time between cycles of the 'check' functionality - as described at the\r
148 top of this file. */\r
149 #define mainNO_ERROR_PERIOD                                     ( ( TickType_t ) 5000 / portTICK_PERIOD_MS )\r
150 \r
151 /* The rate at which the LED controlled by the 'check' task will flash should an\r
152 error have been detected. */\r
153 #define mainERROR_PERIOD                                        ( ( TickType_t ) 500 / portTICK_PERIOD_MS )\r
154 \r
155 /* The LED controlled by the 'check' task. */\r
156 #define mainCHECK_LED                                           ( 3 )\r
157 \r
158 /* ComTest constants - there is no free LED for the comtest tasks. */\r
159 #define mainCOM_TEST_BAUD_RATE                          ( ( unsigned long ) 19200 )\r
160 #define mainCOM_TEST_LED                                        ( 5 )\r
161 \r
162 /* Task priorities. */\r
163 #define mainCOM_TEST_PRIORITY                           ( tskIDLE_PRIORITY + 2 )\r
164 #define mainQUEUE_POLL_PRIORITY                         ( tskIDLE_PRIORITY + 2 )\r
165 #define mainCHECK_TASK_PRIORITY                         ( tskIDLE_PRIORITY + 3 )\r
166 #define mainSEM_TEST_PRIORITY                           ( tskIDLE_PRIORITY + 1 )\r
167 #define mainBLOCK_Q_PRIORITY                            ( tskIDLE_PRIORITY + 2 )\r
168 #define mainCREATOR_TASK_PRIORITY           ( tskIDLE_PRIORITY + 2 )\r
169 #define mainINTEGER_TASK_PRIORITY           ( tskIDLE_PRIORITY )\r
170 #define mainGEN_QUEUE_TASK_PRIORITY                     ( tskIDLE_PRIORITY )\r
171 #define mainWEB_TASK_PRIORITY                   ( tskIDLE_PRIORITY + 2 )\r
172 \r
173 /*\r
174  * Configure the hardware for the demo.\r
175  */\r
176 static void prvSetupHardware( void );\r
177 \r
178 /*\r
179  * Implements the 'check' task functionality as described at the top of this\r
180  * file.\r
181  */\r
182 static void prvCheckTask( void *pvParameters );\r
183 \r
184 /*\r
185  * Implement the 'Reg test' functionality as described at the top of this file.\r
186  */\r
187 static void vRegTest1Task( void *pvParameters );\r
188 static void vRegTest2Task( void *pvParameters );\r
189 \r
190 /*-----------------------------------------------------------*/\r
191 \r
192 /* Counters used to detect errors within the reg test tasks. */\r
193 static volatile unsigned long ulRegTest1Counter = 0x11111111, ulRegTest2Counter = 0x22222222;\r
194 \r
195 /*-----------------------------------------------------------*/\r
196 \r
197 int main( void )\r
198 {\r
199 extern void vBasicWEBServer( void *pv );\r
200 \r
201         /* Setup the hardware ready for this demo. */\r
202         prvSetupHardware();\r
203         ( void )sys_thread_new("HTTPD", vBasicWEBServer, NULL, 320, mainWEB_TASK_PRIORITY );\r
204 \r
205         /* Start the standard demo tasks. */\r
206         vStartLEDFlashTasks( tskIDLE_PRIORITY );\r
207         vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );\r
208         vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );\r
209         vStartGenericQueueTasks( mainGEN_QUEUE_TASK_PRIORITY );\r
210         vStartQueuePeekTasks();\r
211         vStartRecursiveMutexTasks();\r
212         vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY );\r
213 \r
214         /* Start the reg test tasks - defined in this file. */\r
215         xTaskCreate( vRegTest1Task, "Reg1", configMINIMAL_STACK_SIZE, ( void * ) &ulRegTest1Counter, tskIDLE_PRIORITY, NULL );\r
216         xTaskCreate( vRegTest2Task, "Reg2", configMINIMAL_STACK_SIZE, ( void * ) &ulRegTest2Counter, tskIDLE_PRIORITY, NULL );\r
217 \r
218         /* Create the check task. */\r
219         xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL );\r
220 \r
221         /* The suicide tasks must be created last as they need to know how many\r
222         tasks were running prior to their creation in order to ascertain whether\r
223         or not the correct/expected number of tasks are running at any given time. */\r
224     vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY );\r
225 \r
226         /* Start the scheduler. */\r
227         vTaskStartScheduler();\r
228 \r
229     /* Will only get here if there was insufficient memory to create the idle\r
230     task. */\r
231         for( ;; )\r
232         {\r
233         }\r
234 }\r
235 /*-----------------------------------------------------------*/\r
236 \r
237 static void prvCheckTask( void *pvParameters )\r
238 {\r
239 unsigned ulTicksToWait = mainNO_ERROR_PERIOD, ulError = 0, ulLastRegTest1Count = 0, ulLastRegTest2Count = 0;\r
240 TickType_t xLastExecutionTime;\r
241 \r
242         ( void ) pvParameters;\r
243 \r
244         /* Initialise the variable used to control our iteration rate prior to\r
245         its first use. */\r
246         xLastExecutionTime = xTaskGetTickCount();\r
247 \r
248         for( ;; )\r
249         {\r
250                 /* Wait until it is time to run the tests again. */\r
251                 vTaskDelayUntil( &xLastExecutionTime, ulTicksToWait );\r
252 \r
253                 /* Has an error been found in any task? */\r
254                 if( xAreGenericQueueTasksStillRunning() != pdTRUE )\r
255                 {\r
256                         ulError |= 0x01UL;\r
257                 }\r
258 \r
259                 if( xAreQueuePeekTasksStillRunning() != pdTRUE )\r
260                 {\r
261                         ulError |= 0x02UL;\r
262                 }\r
263 \r
264                 if( xAreBlockingQueuesStillRunning() != pdTRUE )\r
265                 {\r
266                         ulError |= 0x04UL;\r
267                 }\r
268 \r
269                 if( xAreSemaphoreTasksStillRunning() != pdTRUE )\r
270             {\r
271                 ulError |= 0x20UL;\r
272             }\r
273 \r
274                 if( xArePollingQueuesStillRunning() != pdTRUE )\r
275             {\r
276                 ulError |= 0x40UL;\r
277             }\r
278 \r
279                 if( xIsCreateTaskStillRunning() != pdTRUE )\r
280             {\r
281                 ulError |= 0x80UL;\r
282             }\r
283 \r
284                 if( xAreRecursiveMutexTasksStillRunning() != pdTRUE )\r
285             {\r
286                 ulError |= 0x200UL;\r
287             }\r
288 \r
289                 if( ulLastRegTest1Count == ulRegTest1Counter )\r
290                 {\r
291                         ulError |= 0x1000UL;\r
292                 }\r
293 \r
294                 if( ulLastRegTest2Count == ulRegTest2Counter )\r
295                 {\r
296                         ulError |= 0x1000UL;\r
297                 }\r
298 \r
299                 ulLastRegTest1Count = ulRegTest1Counter;\r
300                 ulLastRegTest2Count = ulRegTest2Counter;\r
301 \r
302                 /* If an error has been found then increase our cycle rate, and in so\r
303                 going increase the rate at which the check task LED toggles. */\r
304                 if( ulError != 0 )\r
305                 {\r
306                 ulTicksToWait = mainERROR_PERIOD;\r
307                 }\r
308 \r
309                 /* Toggle the LED each itteration. */\r
310                 vParTestToggleLED( mainCHECK_LED );\r
311         }\r
312 }\r
313 /*-----------------------------------------------------------*/\r
314 \r
315 void prvSetupHardware( void )\r
316 {\r
317         portDISABLE_INTERRUPTS();\r
318 \r
319         /* Setup the port used to toggle LEDs. */\r
320         vParTestInitialise();\r
321 }\r
322 /*-----------------------------------------------------------*/\r
323 \r
324 void vApplicationStackOverflowHook( TaskHandle_t *pxTask, signed char *pcTaskName )\r
325 {\r
326         /* This will get called if a stack overflow is detected during the context\r
327         switch.  Set configCHECK_FOR_STACK_OVERFLOWS to 2 to also check for stack\r
328         problems within nested interrupts, but only do this for debug purposes as\r
329         it will increase the context switch time. */\r
330 \r
331         ( void ) pxTask;\r
332         ( void ) pcTaskName;\r
333 \r
334         for( ;; )\r
335         {\r
336         }\r
337 }\r
338 /*-----------------------------------------------------------*/\r
339 \r
340 static void vRegTest1Task( void *pvParameters )\r
341 {\r
342         /* Sanity check - did we receive the parameter expected? */\r
343         if( pvParameters != &ulRegTest1Counter )\r
344         {\r
345                 /* Change here so the check task can detect that an error occurred. */\r
346                 for( ;; )\r
347                 {\r
348                 }\r
349         }\r
350 \r
351         /* Set all the registers to known values, then check that each retains its\r
352         expected value - as described at the top of this file.  If an error is\r
353         found then the loop counter will no longer be incremented allowing the check\r
354         task to recognise the error. */\r
355         asm volatile    (       "reg_test_1_start:                                              \n\t"\r
356                                                 "       moveq           #1, d0                                  \n\t"\r
357                                                 "       moveq           #2, d1                                  \n\t"\r
358                                                 "       moveq           #3, d2                                  \n\t"\r
359                                                 "       moveq           #4, d3                                  \n\t"\r
360                                                 "       moveq           #5, d4                                  \n\t"\r
361                                                 "       moveq           #6, d5                                  \n\t"\r
362                                                 "       moveq           #7, d6                                  \n\t"\r
363                                                 "       moveq           #8, d7                                  \n\t"\r
364                                                 "       move            #9, a0                                  \n\t"\r
365                                                 "       move            #10, a1                                 \n\t"\r
366                                                 "       move            #11, a2                                 \n\t"\r
367                                                 "       move            #12, a3                                 \n\t"\r
368                                                 "       move            #13, a4                                 \n\t"\r
369                                                 "       move            #14, a5                                 \n\t"\r
370                                                 "       move            #15, a6                                 \n\t"\r
371                                                 "                                                                               \n\t"\r
372                                                 "       cmpi.l          #1, d0                                  \n\t"\r
373                                                 "       bne                     reg_test_1_error                \n\t"\r
374                                                 "       cmpi.l          #2, d1                                  \n\t"\r
375                                                 "       bne                     reg_test_1_error                \n\t"\r
376                                                 "       cmpi.l          #3, d2                                  \n\t"\r
377                                                 "       bne                     reg_test_1_error                \n\t"\r
378                                                 "       cmpi.l          #4, d3                                  \n\t"\r
379                                                 "       bne                     reg_test_1_error                \n\t"\r
380                                                 "       cmpi.l          #5, d4                                  \n\t"\r
381                                                 "       bne                     reg_test_1_error                \n\t"\r
382                                                 "       cmpi.l          #6, d5                                  \n\t"\r
383                                                 "       bne                     reg_test_1_error                \n\t"\r
384                                                 "       cmpi.l          #7, d6                                  \n\t"\r
385                                                 "       bne                     reg_test_1_error                \n\t"\r
386                                                 "       cmpi.l          #8, d7                                  \n\t"\r
387                                                 "       bne                     reg_test_1_error                \n\t"\r
388                                                 "       move            a0, d0                                  \n\t"\r
389                                                 "       cmpi.l          #9, d0                                  \n\t"\r
390                                                 "       bne                     reg_test_1_error                \n\t"\r
391                                                 "       move            a1, d0                                  \n\t"\r
392                                                 "       cmpi.l          #10, d0                                 \n\t"\r
393                                                 "       bne                     reg_test_1_error                \n\t"\r
394                                                 "       move            a2, d0                                  \n\t"\r
395                                                 "       cmpi.l          #11, d0                                 \n\t"\r
396                                                 "       bne                     reg_test_1_error                \n\t"\r
397                                                 "       move            a3, d0                                  \n\t"\r
398                                                 "       cmpi.l          #12, d0                                 \n\t"\r
399                                                 "       bne                     reg_test_1_error                \n\t"\r
400                                                 "       move            a4, d0                                  \n\t"\r
401                                                 "       cmpi.l          #13, d0                                 \n\t"\r
402                                                 "       bne                     reg_test_1_error                \n\t"\r
403                                                 "       move            a5, d0                                  \n\t"\r
404                                                 "       cmpi.l          #14, d0                                 \n\t"\r
405                                                 "       bne                     reg_test_1_error                \n\t"\r
406                                                 "       move            a6, d0                                  \n\t"\r
407                                                 "       cmpi.l          #15, d0                                 \n\t"\r
408                                                 "       bne                     reg_test_1_error                \n\t"\r
409                                                 "       move            ulRegTest1Counter, d0   \n\t"\r
410                                                 "       addq            #1, d0                                  \n\t"\r
411                                                 "       move            d0, ulRegTest1Counter   \n\t"\r
412                                                 "       bra                     reg_test_1_start                \n\t"\r
413                                                 "reg_test_1_error:                                              \n\t"\r
414                                                 "       bra                     reg_test_1_error                \n\t"\r
415                                         );\r
416 }\r
417 /*-----------------------------------------------------------*/\r
418 \r
419 static void vRegTest2Task( void *pvParameters )\r
420 {\r
421         /* Sanity check - did we receive the parameter expected? */\r
422         if( pvParameters != &ulRegTest2Counter )\r
423         {\r
424                 /* Change here so the check task can detect that an error occurred. */\r
425                 for( ;; )\r
426                 {\r
427                 }\r
428         }\r
429 \r
430         /* Set all the registers to known values, then check that each retains its\r
431         expected value - as described at the top of this file.  If an error is\r
432         found then the loop counter will no longer be incremented allowing the check\r
433         task to recognise the error. */\r
434         asm volatile    (       "reg_test_2_start:                                              \n\t"\r
435                                                 "       moveq           #10, d0                                 \n\t"\r
436                                                 "       moveq           #20, d1                                 \n\t"\r
437                                                 "       moveq           #30, d2                                 \n\t"\r
438                                                 "       moveq           #40, d3                                 \n\t"\r
439                                                 "       moveq           #50, d4                                 \n\t"\r
440                                                 "       moveq           #60, d5                                 \n\t"\r
441                                                 "       moveq           #70, d6                                 \n\t"\r
442                                                 "       moveq           #80, d7                                 \n\t"\r
443                                                 "       move            #90, a0                                 \n\t"\r
444                                                 "       move            #100, a1                                \n\t"\r
445                                                 "       move            #110, a2                                \n\t"\r
446                                                 "       move            #120, a3                                \n\t"\r
447                                                 "       move            #130, a4                                \n\t"\r
448                                                 "       move            #140, a5                                \n\t"\r
449                                                 "       move            #150, a6                                \n\t"\r
450                                                 "                                                                               \n\t"\r
451                                                 "       cmpi.l          #10, d0                                 \n\t"\r
452                                                 "       bne                     reg_test_2_error                \n\t"\r
453                                                 "       cmpi.l          #20, d1                                 \n\t"\r
454                                                 "       bne                     reg_test_2_error                \n\t"\r
455                                                 "       cmpi.l          #30, d2                                 \n\t"\r
456                                                 "       bne                     reg_test_2_error                \n\t"\r
457                                                 "       cmpi.l          #40, d3                                 \n\t"\r
458                                                 "       bne                     reg_test_2_error                \n\t"\r
459                                                 "       cmpi.l          #50, d4                                 \n\t"\r
460                                                 "       bne                     reg_test_2_error                \n\t"\r
461                                                 "       cmpi.l          #60, d5                                 \n\t"\r
462                                                 "       bne                     reg_test_2_error                \n\t"\r
463                                                 "       cmpi.l          #70, d6                                 \n\t"\r
464                                                 "       bne                     reg_test_2_error                \n\t"\r
465                                                 "       cmpi.l          #80, d7                                 \n\t"\r
466                                                 "       bne                     reg_test_2_error                \n\t"\r
467                                                 "       move            a0, d0                                  \n\t"\r
468                                                 "       cmpi.l          #90, d0                                 \n\t"\r
469                                                 "       bne                     reg_test_2_error                \n\t"\r
470                                                 "       move            a1, d0                                  \n\t"\r
471                                                 "       cmpi.l          #100, d0                                \n\t"\r
472                                                 "       bne                     reg_test_2_error                \n\t"\r
473                                                 "       move            a2, d0                                  \n\t"\r
474                                                 "       cmpi.l          #110, d0                                \n\t"\r
475                                                 "       bne                     reg_test_2_error                \n\t"\r
476                                                 "       move            a3, d0                                  \n\t"\r
477                                                 "       cmpi.l          #120, d0                                \n\t"\r
478                                                 "       bne                     reg_test_2_error                \n\t"\r
479                                                 "       move            a4, d0                                  \n\t"\r
480                                                 "       cmpi.l          #130, d0                                \n\t"\r
481                                                 "       bne                     reg_test_2_error                \n\t"\r
482                                                 "       move            a5, d0                                  \n\t"\r
483                                                 "       cmpi.l          #140, d0                                \n\t"\r
484                                                 "       bne                     reg_test_2_error                \n\t"\r
485                                                 "       move            a6, d0                                  \n\t"\r
486                                                 "       cmpi.l          #150, d0                                \n\t"\r
487                                                 "       bne                     reg_test_2_error                \n\t"\r
488                                                 "       move            ulRegTest1Counter, d0   \n\t"\r
489                                                 "       addq            #1, d0                                  \n\t"\r
490                                                 "       move            d0, ulRegTest2Counter   \n\t"\r
491                                                 "       bra                     reg_test_2_start                \n\t"\r
492                                                 "reg_test_2_error:                                              \n\t"\r
493                                                 "       bra                     reg_test_2_error                \n\t"\r
494                                         );\r
495 }\r
496 /*-----------------------------------------------------------*/\r
497 \r
498 \r
499 \r