1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2007/03/19 Revision: 0.9
\r
8 #ifndef __MCF5282_CCM_H__
\r
9 #define __MCF5282_CCM_H__
\r
12 /*********************************************************************
\r
14 * Chip Configuration Module (CCM)
\r
16 *********************************************************************/
\r
18 /* Register read/write macros */
\r
19 #define MCF_CCM_CCR (*(vuint16*)(&__IPSBAR[0x110004]))
\r
20 #define MCF_CCM_RCON (*(vuint16*)(&__IPSBAR[0x110008]))
\r
21 #define MCF_CCM_CIR (*(vuint16*)(&__IPSBAR[0x11000A]))
\r
24 /* Bit definitions and macros for MCF_CCM_CCR */
\r
25 #define MCF_CCM_CCR_BMT(x) (((x)&0x7)<<0)
\r
26 #define MCF_CCM_CCR_BMT_65536 (0)
\r
27 #define MCF_CCM_CCR_BMT_32768 (0x1)
\r
28 #define MCF_CCM_CCR_BMT_16384 (0x2)
\r
29 #define MCF_CCM_CCR_BMT_8192 (0x3)
\r
30 #define MCF_CCM_CCR_BMT_4096 (0x4)
\r
31 #define MCF_CCM_CCR_BMT_2048 (0x5)
\r
32 #define MCF_CCM_CCR_BMT_1024 (0x6)
\r
33 #define MCF_CCM_CCR_BMT_512 (0x7)
\r
34 #define MCF_CCM_CCR_BME (0x8)
\r
35 #define MCF_CCM_CCR_PSTEN (0x20)
\r
36 #define MCF_CCM_CCR_SZEN (0x40)
\r
37 #define MCF_CCM_CCR_MODE(x) (((x)&0x7)<<0x8)
\r
38 #define MCF_CCM_CCR_LOAD (0x8000)
\r
40 /* Bit definitions and macros for MCF_CCM_RCON */
\r
41 #define MCF_CCM_RCON_MODE (0x1)
\r
42 #define MCF_CCM_RCON_BOOTSEL (0x4)
\r
43 #define MCF_CCM_RCON_BOOTPS(x) (((x)&0x3)<<0x3)
\r
44 #define MCF_CCM_RCON_RLOAD (0x20)
\r
45 #define MCF_CCM_RCON_RPLLREF (0x40)
\r
46 #define MCF_CCM_RCON_RPLLSEL (0x80)
\r
47 #define MCF_CCM_RCON_RCSC(x) (((x)&0x3)<<0x8)
\r
49 /* Bit definitions and macros for MCF_CCM_CIR */
\r
50 #define MCF_CCM_CIR_PRN(x) (((x)&0xFF)<<0)
\r
51 #define MCF_CCM_CIR_PIN(x) (((x)&0xFF)<<0x8)
\r
54 #endif /* __MCF5282_CCM_H__ */
\r