1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2007/03/19 Revision: 0.9
\r
8 #ifndef __MCF5282_I2C_H__
\r
9 #define __MCF5282_I2C_H__
\r
12 /*********************************************************************
\r
16 *********************************************************************/
\r
18 /* Register read/write macros */
\r
19 #define MCF_I2C_I2ADR (*(vuint8 *)(&__IPSBAR[0x300]))
\r
20 #define MCF_I2C_I2FDR (*(vuint8 *)(&__IPSBAR[0x304]))
\r
21 #define MCF_I2C_I2CR (*(vuint8 *)(&__IPSBAR[0x308]))
\r
22 #define MCF_I2C_I2SR (*(vuint8 *)(&__IPSBAR[0x30C]))
\r
23 #define MCF_I2C_I2DR (*(vuint8 *)(&__IPSBAR[0x310]))
\r
27 /* Bit definitions and macros for MCF_I2C_I2ADR */
\r
28 #define MCF_I2C_I2ADR_ADR(x) (((x)&0x7F)<<0x1)
\r
30 /* Bit definitions and macros for MCF_I2C_I2FDR */
\r
31 #define MCF_I2C_I2FDR_IC(x) (((x)&0x3F)<<0)
\r
33 /* Bit definitions and macros for MCF_I2C_I2CR */
\r
34 #define MCF_I2C_I2CR_RSTA (0x4)
\r
35 #define MCF_I2C_I2CR_TXAK (0x8)
\r
36 #define MCF_I2C_I2CR_MTX (0x10)
\r
37 #define MCF_I2C_I2CR_MSTA (0x20)
\r
38 #define MCF_I2C_I2CR_IIEN (0x40)
\r
39 #define MCF_I2C_I2CR_IEN (0x80)
\r
41 /* Bit definitions and macros for MCF_I2C_I2SR */
\r
42 #define MCF_I2C_I2SR_RXAK (0x1)
\r
43 #define MCF_I2C_I2SR_IIF (0x2)
\r
44 #define MCF_I2C_I2SR_SRW (0x4)
\r
45 #define MCF_I2C_I2SR_IAL (0x10)
\r
46 #define MCF_I2C_I2SR_IBB (0x20)
\r
47 #define MCF_I2C_I2SR_IAAS (0x40)
\r
48 #define MCF_I2C_I2SR_ICF (0x80)
\r
50 /* Bit definitions and macros for MCF_I2C_I2DR */
\r
51 #define MCF_I2C_I2DR_DATA(x) (((x)&0xFF)<<0)
\r
54 #endif /* __MCF5282_I2C_H__ */
\r