1 /* Coldfire C Header File
\r
2 * Copyright Freescale Semiconductor Inc
\r
3 * All rights reserved.
\r
5 * 2007/03/19 Revision: 0.9
\r
8 #ifndef __MCF5282_WTM_H__
\r
9 #define __MCF5282_WTM_H__
\r
12 /*********************************************************************
\r
14 * Watchdog Timer Module (WTM)
\r
16 *********************************************************************/
\r
18 /* Register read/write macros */
\r
19 #define MCF_WTM_WCR (*(vuint16*)(&__IPSBAR[0x140000]))
\r
20 #define MCF_WTM_WMR (*(vuint16*)(&__IPSBAR[0x140002]))
\r
21 #define MCF_WTM_WCNTR (*(vuint16*)(&__IPSBAR[0x140004]))
\r
22 #define MCF_WTM_WSR (*(vuint16*)(&__IPSBAR[0x140006]))
\r
25 /* Bit definitions and macros for MCF_WTM_WCR */
\r
26 #define MCF_WTM_WCR_EN (0x1)
\r
27 #define MCF_WTM_WCR_HALTED (0x2)
\r
28 #define MCF_WTM_WCR_DOZE (0x4)
\r
29 #define MCF_WTM_WCR_WAIT (0x8)
\r
31 /* Bit definitions and macros for MCF_WTM_WMR */
\r
32 #define MCF_WTM_WMR_WM(x) (((x)&0xFFFF)<<0)
\r
34 /* Bit definitions and macros for MCF_WTM_WCNTR */
\r
35 #define MCF_WTM_WCNTR_WC(x) (((x)&0xFFFF)<<0)
\r
37 /* Bit definitions and macros for MCF_WTM_WSR */
\r
38 #define MCF_WTM_WSR_WS(x) (((x)&0xFFFF)<<0)
\r
41 #endif /* __MCF5282_WTM_H__ */
\r