]> git.sur5r.net Git - freertos/blob - FreeRTOS/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo/main.c
91d28edbe88cf232ae0119f6063c9a5a40b892fb
[freertos] / FreeRTOS / Demo / ColdFire_MCF5282_Eclipse / RTOSDemo / main.c
1 /*\r
2     FreeRTOS V8.2.0 - Copyright (C) 2015 Real Time Engineers Ltd.\r
3     All rights reserved\r
4 \r
5     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.\r
6 \r
7     This file is part of the FreeRTOS distribution.\r
8 \r
9     FreeRTOS is free software; you can redistribute it and/or modify it under\r
10     the terms of the GNU General Public License (version 2) as published by the\r
11     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.\r
12 \r
13         ***************************************************************************\r
14     >>!   NOTE: The modification to the GPL is included to allow you to     !<<\r
15     >>!   distribute a combined work that includes FreeRTOS without being   !<<\r
16     >>!   obliged to provide the source code for proprietary components     !<<\r
17     >>!   outside of the FreeRTOS kernel.                                   !<<\r
18         ***************************************************************************\r
19 \r
20     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY\r
21     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS\r
22     FOR A PARTICULAR PURPOSE.  Full license text is available on the following\r
23     link: http://www.freertos.org/a00114.html\r
24 \r
25     ***************************************************************************\r
26      *                                                                       *\r
27      *    FreeRTOS provides completely free yet professionally developed,    *\r
28      *    robust, strictly quality controlled, supported, and cross          *\r
29      *    platform software that is more than just the market leader, it     *\r
30      *    is the industry's de facto standard.                               *\r
31      *                                                                       *\r
32      *    Help yourself get started quickly while simultaneously helping     *\r
33      *    to support the FreeRTOS project by purchasing a FreeRTOS           *\r
34      *    tutorial book, reference manual, or both:                          *\r
35      *    http://www.FreeRTOS.org/Documentation                              *\r
36      *                                                                       *\r
37     ***************************************************************************\r
38 \r
39     http://www.FreeRTOS.org/FAQHelp.html - Having a problem?  Start by reading\r
40         the FAQ page "My application does not run, what could be wrong?".  Have you\r
41         defined configASSERT()?\r
42 \r
43         http://www.FreeRTOS.org/support - In return for receiving this top quality\r
44         embedded software for free we request you assist our global community by\r
45         participating in the support forum.\r
46 \r
47         http://www.FreeRTOS.org/training - Investing in training allows your team to\r
48         be as productive as possible as early as possible.  Now you can receive\r
49         FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers\r
50         Ltd, and the world's leading authority on the world's leading RTOS.\r
51 \r
52     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,\r
53     including FreeRTOS+Trace - an indispensable productivity tool, a DOS\r
54     compatible FAT file system, and our tiny thread aware UDP/IP stack.\r
55 \r
56     http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.\r
57     Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.\r
58 \r
59     http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High\r
60     Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS\r
61     licenses offer ticketed support, indemnification and commercial middleware.\r
62 \r
63     http://www.SafeRTOS.com - High Integrity Systems also provide a safety\r
64     engineered and independently SIL3 certified version for use in safety and\r
65     mission critical applications that require provable dependability.\r
66 \r
67     1 tab == 4 spaces!\r
68 */\r
69 \r
70 \r
71 /*\r
72  * Creates all the demo application tasks, then starts the scheduler.  The WEB\r
73  * documentation provides more details of the standard demo application tasks.\r
74  * In addition to the standard demo tasks, the following tasks and tests are\r
75  * defined and/or created within this file:\r
76  *\r
77  * "Check" task -  This only executes every five seconds but has a high priority\r
78  * to ensure it gets processor time.  Its main function is to check that all the\r
79  * standard demo tasks are still operational.  While no errors have been\r
80  * discovered the check task will toggle an LED every 5 seconds - the toggle\r
81  * rate increasing to 500ms being a visual indication that at least one task has\r
82  * reported unexpected behaviour.\r
83  *\r
84  * "Reg test" tasks - These fill the registers with known values, then check\r
85  * that each register still contains its expected value.  Each task uses\r
86  * different values.  The tasks run with very low priority so get preempted very\r
87  * frequently.  A register containing an unexpected value is indicative of an\r
88  * error in the context switching mechanism.\r
89  *\r
90  */\r
91 \r
92 /* Standard includes. */\r
93 #include <stdio.h>\r
94 \r
95 /* Scheduler includes. */\r
96 #include "FreeRTOS.h"\r
97 #include "task.h"\r
98 #include "queue.h"\r
99 #include "semphr.h"\r
100 \r
101 /* Demo app includes. */\r
102 #include "BlockQ.h"\r
103 #include "death.h"\r
104 #include "integer.h"\r
105 #include "flash.h"\r
106 #include "partest.h"\r
107 #include "semtest.h"\r
108 #include "PollQ.h"\r
109 #include "GenQTest.h"\r
110 #include "QPeek.h"\r
111 #include "recmutex.h"\r
112 #include "IntQueue.h"\r
113 #include "comtest2.h"\r
114 \r
115 /*-----------------------------------------------------------*/\r
116 \r
117 /* The time between cycles of the 'check' functionality - as described at the\r
118 top of this file. */\r
119 #define mainNO_ERROR_PERIOD                                     ( ( TickType_t ) 5000 / portTICK_PERIOD_MS )\r
120 \r
121 /* The rate at which the LED controlled by the 'check' task will flash should an\r
122 error have been detected. */\r
123 #define mainERROR_PERIOD                                        ( ( TickType_t ) 500 / portTICK_PERIOD_MS )\r
124 \r
125 /* The LED controlled by the 'check' task. */\r
126 #define mainCHECK_LED                                           ( 3 )\r
127 \r
128 /* ComTest constants - there is no free LED for the comtest tasks. */\r
129 #define mainCOM_TEST_BAUD_RATE                          ( ( unsigned long ) 19200 )\r
130 #define mainCOM_TEST_LED                                        ( 5 )\r
131 \r
132 /* Task priorities. */\r
133 #define mainCOM_TEST_PRIORITY                           ( tskIDLE_PRIORITY + 2 )\r
134 #define mainQUEUE_POLL_PRIORITY                         ( tskIDLE_PRIORITY + 2 )\r
135 #define mainCHECK_TASK_PRIORITY                         ( tskIDLE_PRIORITY + 3 )\r
136 #define mainSEM_TEST_PRIORITY                           ( tskIDLE_PRIORITY + 1 )\r
137 #define mainBLOCK_Q_PRIORITY                            ( tskIDLE_PRIORITY + 2 )\r
138 #define mainCREATOR_TASK_PRIORITY           ( tskIDLE_PRIORITY + 2 )\r
139 #define mainINTEGER_TASK_PRIORITY           ( tskIDLE_PRIORITY )\r
140 #define mainGEN_QUEUE_TASK_PRIORITY                     ( tskIDLE_PRIORITY )\r
141 \r
142 /*\r
143  * Configure the hardware for the demo.\r
144  */\r
145 static void prvSetupHardware( void );\r
146 \r
147 /*\r
148  * Implements the 'check' task functionality as described at the top of this\r
149  * file.\r
150  */\r
151 static void prvCheckTask( void *pvParameters );\r
152 \r
153 /*\r
154  * Implement the 'Reg test' functionality as described at the top of this file.\r
155  */\r
156 static void vRegTest1Task( void *pvParameters );\r
157 static void vRegTest2Task( void *pvParameters );\r
158 \r
159 /*-----------------------------------------------------------*/\r
160 \r
161 /* Counters used to detect errors within the reg test tasks. */\r
162 static volatile unsigned long ulRegTest1Counter = 0x11111111, ulRegTest2Counter = 0x22222222;\r
163 \r
164 /*-----------------------------------------------------------*/\r
165 \r
166 int main( void )\r
167 {\r
168         /* Setup the hardware ready for this demo. */\r
169         prvSetupHardware();\r
170 \r
171         /* Start the standard demo tasks. */\r
172         vStartLEDFlashTasks( tskIDLE_PRIORITY );\r
173         vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY );\r
174         vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );\r
175         vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );\r
176         vStartIntegerMathTasks( mainINTEGER_TASK_PRIORITY );\r
177         vStartGenericQueueTasks( mainGEN_QUEUE_TASK_PRIORITY );\r
178         vStartQueuePeekTasks();\r
179         vStartRecursiveMutexTasks();\r
180         vAltStartComTestTasks( mainCOM_TEST_PRIORITY, mainCOM_TEST_BAUD_RATE, mainCOM_TEST_LED );\r
181         vStartInterruptQueueTasks();\r
182 \r
183         /* Start the reg test tasks - defined in this file. */\r
184         xTaskCreate( vRegTest1Task, "Reg1", configMINIMAL_STACK_SIZE, ( void * ) &ulRegTest1Counter, tskIDLE_PRIORITY, NULL );\r
185         xTaskCreate( vRegTest2Task, "Reg2", configMINIMAL_STACK_SIZE, ( void * ) &ulRegTest2Counter, tskIDLE_PRIORITY, NULL );\r
186 \r
187         /* Create the check task. */\r
188         xTaskCreate( prvCheckTask, "Check", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL );\r
189 \r
190         /* The suicide tasks must be created last as they need to know how many\r
191         tasks were running prior to their creation in order to ascertain whether\r
192         or not the correct/expected number of tasks are running at any given time. */\r
193     vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY );\r
194 \r
195         /* Start the scheduler. */\r
196         vTaskStartScheduler();\r
197 \r
198     /* Will only get here if there was insufficient memory to create the idle\r
199     task. */\r
200         for( ;; );\r
201 }\r
202 /*-----------------------------------------------------------*/\r
203 \r
204 static void prvCheckTask( void *pvParameters )\r
205 {\r
206 unsigned ulTicksToWait = mainNO_ERROR_PERIOD, ulError = 0, ulLastRegTest1Count = 0, ulLastRegTest2Count = 0;\r
207 TickType_t xLastExecutionTime;\r
208 \r
209         ( void ) pvParameters;\r
210 \r
211         /* Initialise the variable used to control our iteration rate prior to\r
212         its first use. */\r
213         xLastExecutionTime = xTaskGetTickCount();\r
214 \r
215         for( ;; )\r
216         {\r
217                 /* Wait until it is time to run the tests again. */\r
218                 vTaskDelayUntil( &xLastExecutionTime, ulTicksToWait );\r
219 \r
220                 /* Has an error been found in any task? */\r
221                 if( xAreGenericQueueTasksStillRunning() != pdTRUE )\r
222                 {\r
223                         ulError |= 0x01UL;\r
224                 }\r
225 \r
226                 if( xAreQueuePeekTasksStillRunning() != pdTRUE )\r
227                 {\r
228                         ulError |= 0x02UL;\r
229                 }\r
230 \r
231                 if( xAreBlockingQueuesStillRunning() != pdTRUE )\r
232                 {\r
233                         ulError |= 0x04UL;\r
234                 }\r
235 \r
236                 if( xAreSemaphoreTasksStillRunning() != pdTRUE )\r
237             {\r
238                 ulError |= 0x20UL;\r
239             }\r
240 \r
241                 if( xArePollingQueuesStillRunning() != pdTRUE )\r
242             {\r
243                 ulError |= 0x40UL;\r
244             }\r
245 \r
246                 if( xIsCreateTaskStillRunning() != pdTRUE )\r
247             {\r
248                 ulError |= 0x80UL;\r
249             }\r
250 \r
251                 if( xAreIntegerMathsTaskStillRunning() != pdTRUE )\r
252             {\r
253                 ulError |= 0x100UL;\r
254             }\r
255 \r
256                 if( xAreRecursiveMutexTasksStillRunning() != pdTRUE )\r
257             {\r
258                 ulError |= 0x200UL;\r
259             }\r
260 \r
261                 if( xAreComTestTasksStillRunning() != pdTRUE )\r
262                 {\r
263                 ulError |= 0x400UL;\r
264                 }\r
265 \r
266                 if( xAreIntQueueTasksStillRunning() != pdTRUE )\r
267             {\r
268                 ulError |= 0x800UL;\r
269             }\r
270 \r
271                 if( ulLastRegTest1Count == ulRegTest1Counter )\r
272                 {\r
273                         ulError |= 0x1000UL;\r
274                 }\r
275 \r
276                 if( ulLastRegTest2Count == ulRegTest2Counter )\r
277                 {\r
278                         ulError |= 0x1000UL;\r
279                 }\r
280 \r
281                 ulLastRegTest1Count = ulRegTest1Counter;\r
282                 ulLastRegTest2Count = ulRegTest2Counter;\r
283 \r
284                 /* If an error has been found then increase our cycle rate, and in so\r
285                 going increase the rate at which the check task LED toggles. */\r
286                 if( ulError != 0 )\r
287                 {\r
288                 ulTicksToWait = mainERROR_PERIOD;\r
289                 }\r
290 \r
291                 /* Toggle the LED each itteration. */\r
292                 vParTestToggleLED( mainCHECK_LED );\r
293         }\r
294 }\r
295 /*-----------------------------------------------------------*/\r
296 \r
297 void prvSetupHardware( void )\r
298 {\r
299 extern void mcf5xxx_wr_cacr( unsigned long );\r
300 \r
301         portDISABLE_INTERRUPTS();\r
302 \r
303         /* Enable the cache. */\r
304         mcf5xxx_wr_cacr( MCF5XXX_CACR_CENB | MCF5XXX_CACR_CINV | MCF5XXX_CACR_DISD | MCF5XXX_CACR_CEIB | MCF5XXX_CACR_CLNF_00 );\r
305         asm volatile( "NOP" ); /* As per errata. */\r
306 \r
307         /* Multiply 8Mhz reference crystal by 8 to achieve system clock of 64Mhz. */\r
308         MCF_CLOCK_SYNCR = MCF_CLOCK_SYNCR_MFD( 2 );\r
309 \r
310         /* Wait for PLL to lock. */\r
311         while( !( MCF_CLOCK_SYNSR & MCF_CLOCK_SYNSR_LOCK ) )\r
312         {\r
313                 __asm__ volatile ( "NOP" );\r
314         }\r
315 \r
316         /* Setup the port used to toggle LEDs. */\r
317         vParTestInitialise();\r
318 }\r
319 /*-----------------------------------------------------------*/\r
320 \r
321 void vApplicationStackOverflowHook( TaskHandle_t *pxTask, signed char *pcTaskName )\r
322 {\r
323         /* This will get called if a stack overflow is detected during the context\r
324         switch.  Set configCHECK_FOR_STACK_OVERFLOWS to 2 to also check for stack\r
325         problems within nested interrupts, but only do this for debug purposes as\r
326         it will increase the context switch time. */\r
327 \r
328         ( void ) pxTask;\r
329         ( void ) pcTaskName;\r
330 \r
331         for( ;; );\r
332 }\r
333 /*-----------------------------------------------------------*/\r
334 \r
335 static void vRegTest1Task( void *pvParameters )\r
336 {\r
337         /* Sanity check - did we receive the parameter expected? */\r
338         if( pvParameters != &ulRegTest1Counter )\r
339         {\r
340                 /* Change here so the check task can detect that an error occurred. */\r
341                 for( ;; );\r
342         }\r
343 \r
344         /* Set all the registers to known values, then check that each retains its\r
345         expected value - as described at the top of this file.  If an error is\r
346         found then the loop counter will no longer be incremented allowing the check\r
347         task to recognise the error. */\r
348         asm volatile    (       "reg_test_1_start:                                              \n\t"\r
349                                                 "       moveq           #1, %d0                                 \n\t"\r
350                                                 "       moveq           #2, %d1                                 \n\t"\r
351                                                 "       moveq           #3, %d2                                 \n\t"\r
352                                                 "       moveq           #4, %d3                                 \n\t"\r
353                                                 "       moveq           #5, %d4                                 \n\t"\r
354                                                 "       moveq           #6, %d5                                 \n\t"\r
355                                                 "       moveq           #7, %d6                                 \n\t"\r
356                                                 "       moveq           #8, %d7                                 \n\t"\r
357                                                 "       move            #9, %a0                                 \n\t"\r
358                                                 "       move            #10, %a1                                \n\t"\r
359                                                 "       move            #11, %a2                                \n\t"\r
360                                                 "       move            #12, %a3                                \n\t"\r
361                                                 "       move            #13, %a4                                \n\t"\r
362                                                 "       move            #14, %a5                                \n\t"\r
363                                                 "       move            #15, %a6                                \n\t"\r
364                                                 "                                                                               \n\t"\r
365                                                 "       cmpi.l          #1, %d0                                 \n\t"\r
366                                                 "       bne                     reg_test_1_error                \n\t"\r
367                                                 "       cmpi.l          #2, %d1                                 \n\t"\r
368                                                 "       bne                     reg_test_1_error                \n\t"\r
369                                                 "       cmpi.l          #3, %d2                                 \n\t"\r
370                                                 "       bne                     reg_test_1_error                \n\t"\r
371                                                 "       cmpi.l          #4, %d3                                 \n\t"\r
372                                                 "       bne                     reg_test_1_error                \n\t"\r
373                                                 "       cmpi.l          #5, %d4                                 \n\t"\r
374                                                 "       bne                     reg_test_1_error                \n\t"\r
375                                                 "       cmpi.l          #6, %d5                                 \n\t"\r
376                                                 "       bne                     reg_test_1_error                \n\t"\r
377                                                 "       cmpi.l          #7, %d6                                 \n\t"\r
378                                                 "       bne                     reg_test_1_error                \n\t"\r
379                                                 "       cmpi.l          #8, %d7                                 \n\t"\r
380                                                 "       bne                     reg_test_1_error                \n\t"\r
381                                                 "       move            %a0, %d0                                \n\t"\r
382                                                 "       cmpi.l          #9, %d0                                 \n\t"\r
383                                                 "       bne                     reg_test_1_error                \n\t"\r
384                                                 "       move            %a1, %d0                                \n\t"\r
385                                                 "       cmpi.l          #10, %d0                                \n\t"\r
386                                                 "       bne                     reg_test_1_error                \n\t"\r
387                                                 "       move            %a2, %d0                                \n\t"\r
388                                                 "       cmpi.l          #11, %d0                                \n\t"\r
389                                                 "       bne                     reg_test_1_error                \n\t"\r
390                                                 "       move            %a3, %d0                                \n\t"\r
391                                                 "       cmpi.l          #12, %d0                                \n\t"\r
392                                                 "       bne                     reg_test_1_error                \n\t"\r
393                                                 "       move            %a4, %d0                                \n\t"\r
394                                                 "       cmpi.l          #13, %d0                                \n\t"\r
395                                                 "       bne                     reg_test_1_error                \n\t"\r
396                                                 "       move            %a5, %d0                                \n\t"\r
397                                                 "       cmpi.l          #14, %d0                                \n\t"\r
398                                                 "       bne                     reg_test_1_error                \n\t"\r
399                                                 "       move            %a6, %d0                                \n\t"\r
400                                                 "       cmpi.l          #15, %d0                                \n\t"\r
401                                                 "       bne                     reg_test_1_error                \n\t"\r
402                                                 "       movel           ulRegTest1Counter, %d0  \n\t"\r
403                                                 "       addql           #1, %d0                                 \n\t"\r
404                                                 "       movel           %d0, ulRegTest1Counter  \n\t"\r
405                                                 "       bra                     reg_test_1_start                \n\t"\r
406                                                 "reg_test_1_error:                                              \n\t"\r
407                                                 "       bra                     reg_test_1_error                \n\t"\r
408                                         );\r
409 }\r
410 /*-----------------------------------------------------------*/\r
411 \r
412 static void vRegTest2Task( void *pvParameters )\r
413 {\r
414         /* Sanity check - did we receive the parameter expected? */\r
415         if( pvParameters != &ulRegTest2Counter )\r
416         {\r
417                 /* Change here so the check task can detect that an error occurred. */\r
418                 for( ;; );\r
419         }\r
420 \r
421         /* Set all the registers to known values, then check that each retains its\r
422         expected value - as described at the top of this file.  If an error is\r
423         found then the loop counter will no longer be incremented allowing the check\r
424         task to recognise the error. */\r
425         asm volatile    (       "reg_test_2_start:                                              \n\t"\r
426                                                 "       moveq           #10, %d0                                \n\t"\r
427                                                 "       moveq           #20, %d1                                \n\t"\r
428                                                 "       moveq           #30, %d2                                \n\t"\r
429                                                 "       moveq           #40, %d3                                \n\t"\r
430                                                 "       moveq           #50, %d4                                \n\t"\r
431                                                 "       moveq           #60, %d5                                \n\t"\r
432                                                 "       moveq           #70, %d6                                \n\t"\r
433                                                 "       moveq           #80, %d7                                \n\t"\r
434                                                 "       move            #90, %a0                                \n\t"\r
435                                                 "       move            #100, %a1                               \n\t"\r
436                                                 "       move            #110, %a2                               \n\t"\r
437                                                 "       move            #120, %a3                               \n\t"\r
438                                                 "       move            #130, %a4                               \n\t"\r
439                                                 "       move            #140, %a5                               \n\t"\r
440                                                 "       move            #150, %a6                               \n\t"\r
441                                                 "                                                                               \n\t"\r
442                                                 "       cmpi.l          #10, %d0                                \n\t"\r
443                                                 "       bne                     reg_test_2_error                \n\t"\r
444                                                 "       cmpi.l          #20, %d1                                \n\t"\r
445                                                 "       bne                     reg_test_2_error                \n\t"\r
446                                                 "       cmpi.l          #30, %d2                                \n\t"\r
447                                                 "       bne                     reg_test_2_error                \n\t"\r
448                                                 "       cmpi.l          #40, %d3                                \n\t"\r
449                                                 "       bne                     reg_test_2_error                \n\t"\r
450                                                 "       cmpi.l          #50, %d4                                \n\t"\r
451                                                 "       bne                     reg_test_2_error                \n\t"\r
452                                                 "       cmpi.l          #60, %d5                                \n\t"\r
453                                                 "       bne                     reg_test_2_error                \n\t"\r
454                                                 "       cmpi.l          #70, %d6                                \n\t"\r
455                                                 "       bne                     reg_test_2_error                \n\t"\r
456                                                 "       cmpi.l          #80, %d7                                \n\t"\r
457                                                 "       bne                     reg_test_2_error                \n\t"\r
458                                                 "       move            %a0, %d0                                \n\t"\r
459                                                 "       cmpi.l          #90, %d0                                \n\t"\r
460                                                 "       bne                     reg_test_2_error                \n\t"\r
461                                                 "       move            %a1, %d0                                \n\t"\r
462                                                 "       cmpi.l          #100, %d0                               \n\t"\r
463                                                 "       bne                     reg_test_2_error                \n\t"\r
464                                                 "       move            %a2, %d0                                \n\t"\r
465                                                 "       cmpi.l          #110, %d0                               \n\t"\r
466                                                 "       bne                     reg_test_2_error                \n\t"\r
467                                                 "       move            %a3, %d0                                \n\t"\r
468                                                 "       cmpi.l          #120, %d0                               \n\t"\r
469                                                 "       bne                     reg_test_2_error                \n\t"\r
470                                                 "       move            %a4, %d0                                \n\t"\r
471                                                 "       cmpi.l          #130, %d0                               \n\t"\r
472                                                 "       bne                     reg_test_2_error                \n\t"\r
473                                                 "       move            %a5, %d0                                \n\t"\r
474                                                 "       cmpi.l          #140, %d0                               \n\t"\r
475                                                 "       bne                     reg_test_2_error                \n\t"\r
476                                                 "       move            %a6, %d0                                \n\t"\r
477                                                 "       cmpi.l          #150, %d0                               \n\t"\r
478                                                 "       bne                     reg_test_2_error                \n\t"\r
479                                                 "       movel           ulRegTest1Counter, %d0  \n\t"\r
480                                                 "       addql           #1, %d0                                 \n\t"\r
481                                                 "       movel           %d0, ulRegTest2Counter  \n\t"\r
482                                                 "       bra                     reg_test_2_start                \n\t"\r
483                                                 "reg_test_2_error:                                              \n\t"\r
484                                                 "       bra                     reg_test_2_error                \n\t"\r
485                                         );\r
486 }\r
487 /*-----------------------------------------------------------*/\r
488 \r