1 /******************** (C) COPYRIGHT 2007 STMicroelectronics ********************
\r
2 * File Name : stm32f10x_nvic.h
\r
3 * Author : MCD Application Team
\r
4 * Date First Issued : 09/29/2006
\r
5 * Description : This file contains all the functions prototypes for the
\r
6 * NVIC firmware library.
\r
7 ********************************************************************************
\r
12 ********************************************************************************
\r
13 * THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
\r
14 * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
\r
15 * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
\r
16 * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
\r
17 * CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
\r
18 * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
\r
19 *******************************************************************************/
\r
21 /* Define to prevent recursive inclusion -------------------------------------*/
\r
22 #ifndef __STM32F10x_NVIC_H
\r
23 #define __STM32F10x_NVIC_H
\r
25 /* Includes ------------------------------------------------------------------*/
\r
26 #include "stm32f10x_map.h"
\r
28 /* Exported types ------------------------------------------------------------*/
\r
29 /* NVIC Init Structure definition */
\r
33 u8 NVIC_IRQChannelPreemptionPriority;
\r
34 u8 NVIC_IRQChannelSubPriority;
\r
35 FunctionalState NVIC_IRQChannelCmd;
\r
38 /* Exported constants --------------------------------------------------------*/
\r
39 /* IRQ Channels --------------------------------------------------------------*/
\r
40 #define WWDG_IRQChannel ((u8)0x00) /* Window WatchDog Interrupt */
\r
41 #define PVD_IRQChannel ((u8)0x01) /* PVD through EXTI Line detection Interrupt */
\r
42 #define TAMPER_IRQChannel ((u8)0x02) /* Tamper Interrupt */
\r
43 #define RTC_IRQChannel ((u8)0x03) /* RTC global Interrupt */
\r
44 #define FLASH_IRQChannel ((u8)0x04) /* FLASH global Interrupt */
\r
45 #define RCC_IRQChannel ((u8)0x05) /* RCC global Interrupt */
\r
46 #define EXTI0_IRQChannel ((u8)0x06) /* EXTI Line0 Interrupt */
\r
47 #define EXTI1_IRQChannel ((u8)0x07) /* EXTI Line1 Interrupt */
\r
48 #define EXTI2_IRQChannel ((u8)0x08) /* EXTI Line2 Interrupt */
\r
49 #define EXTI3_IRQChannel ((u8)0x09) /* EXTI Line3 Interrupt */
\r
50 #define EXTI4_IRQChannel ((u8)0x0A) /* EXTI Line4 Interrupt */
\r
51 #define DMAChannel1_IRQChannel ((u8)0x0B) /* DMA Channel 1 global Interrupt */
\r
52 #define DMAChannel2_IRQChannel ((u8)0x0C) /* DMA Channel 2 global Interrupt */
\r
53 #define DMAChannel3_IRQChannel ((u8)0x0D) /* DMA Channel 3 global Interrupt */
\r
54 #define DMAChannel4_IRQChannel ((u8)0x0E) /* DMA Channel 4 global Interrupt */
\r
55 #define DMAChannel5_IRQChannel ((u8)0x0F) /* DMA Channel 5 global Interrupt */
\r
56 #define DMAChannel6_IRQChannel ((u8)0x10) /* DMA Channel 6 global Interrupt */
\r
57 #define DMAChannel7_IRQChannel ((u8)0x11) /* DMA Channel 7 global Interrupt */
\r
58 #define ADC_IRQChannel ((u8)0x12) /* ADC global Interrupt */
\r
59 #define USB_HP_CAN_TX_IRQChannel ((u8)0x13) /* USB High Priority or CAN TX Interrupts */
\r
60 #define USB_LP_CAN_RX0_IRQChannel ((u8)0x14) /* USB Low Priority or CAN RX0 Interrupts */
\r
61 #define CAN_RX1_IRQChannel ((u8)0x15) /* CAN RX1 Interrupt */
\r
62 #define CAN_SCE_IRQChannel ((u8)0x16) /* CAN SCE Interrupt */
\r
63 #define EXTI9_5_IRQChannel ((u8)0x17) /* External Line[9:5] Interrupts */
\r
64 #define TIM1_BRK_IRQChannel ((u8)0x18) /* TIM1 Break Interrupt */
\r
65 #define TIM1_UP_IRQChannel ((u8)0x19) /* TIM1 Update Interrupt */
\r
66 #define TIM1_TRG_COM_IRQChannel ((u8)0x1A) /* TIM1 Trigger and Commutation Interrupt */
\r
67 #define TIM1_CC_IRQChannel ((u8)0x1B) /* TIM1 Capture Compare Interrupt */
\r
68 #define TIM2_IRQChannel ((u8)0x1C) /* TIM2 global Interrupt */
\r
69 #define TIM3_IRQChannel ((u8)0x1D) /* TIM3 global Interrupt */
\r
70 #define TIM4_IRQChannel ((u8)0x1E) /* TIM4 global Interrupt */
\r
71 #define I2C1_EV_IRQChannel ((u8)0x1F) /* I2C1 Event Interrupt */
\r
72 #define I2C1_ER_IRQChannel ((u8)0x20) /* I2C1 Error Interrupt */
\r
73 #define I2C2_EV_IRQChannel ((u8)0x21) /* I2C2 Event Interrupt */
\r
74 #define I2C2_ER_IRQChannel ((u8)0x22) /* I2C2 Error Interrupt */
\r
75 #define SPI1_IRQChannel ((u8)0x23) /* SPI1 global Interrupt */
\r
76 #define SPI2_IRQChannel ((u8)0x24) /* SPI2 global Interrupt */
\r
77 #define USART1_IRQChannel ((u8)0x25) /* USART1 global Interrupt */
\r
78 #define USART2_IRQChannel ((u8)0x26) /* USART2 global Interrupt */
\r
79 #define USART3_IRQChannel ((u8)0x27) /* USART3 global Interrupt */
\r
80 #define EXTI15_10_IRQChannel ((u8)0x28) /* External Line[15:10] Interrupts */
\r
81 #define RTCAlarm_IRQChannel ((u8)0x29) /* RTC Alarm through EXTI Line Interrupt */
\r
82 #define USBWakeUp_IRQChannel ((u8)0x2A) /* USB WakeUp from suspend through EXTI Line Interrupt */
\r
84 #define IS_NVIC_IRQ_CHANNEL(CHANNEL) ((CHANNEL == WWDG_IRQChannel) || \
\r
85 (CHANNEL == PVD_IRQChannel) || \
\r
86 (CHANNEL == TAMPER_IRQChannel) || \
\r
87 (CHANNEL == RTC_IRQChannel) || \
\r
88 (CHANNEL == FLASH_IRQChannel) || \
\r
89 (CHANNEL == RCC_IRQChannel) || \
\r
90 (CHANNEL == EXTI0_IRQChannel) || \
\r
91 (CHANNEL == EXTI1_IRQChannel) || \
\r
92 (CHANNEL == EXTI2_IRQChannel) || \
\r
93 (CHANNEL == EXTI3_IRQChannel) || \
\r
94 (CHANNEL == EXTI4_IRQChannel) || \
\r
95 (CHANNEL == DMAChannel1_IRQChannel) || \
\r
96 (CHANNEL == DMAChannel2_IRQChannel) || \
\r
97 (CHANNEL == DMAChannel3_IRQChannel) || \
\r
98 (CHANNEL == DMAChannel4_IRQChannel) || \
\r
99 (CHANNEL == DMAChannel5_IRQChannel) || \
\r
100 (CHANNEL == DMAChannel6_IRQChannel) || \
\r
101 (CHANNEL == DMAChannel7_IRQChannel) || \
\r
102 (CHANNEL == ADC_IRQChannel) || \
\r
103 (CHANNEL == USB_HP_CAN_TX_IRQChannel) || \
\r
104 (CHANNEL == USB_LP_CAN_RX0_IRQChannel) || \
\r
105 (CHANNEL == CAN_RX1_IRQChannel) || \
\r
106 (CHANNEL == CAN_SCE_IRQChannel) || \
\r
107 (CHANNEL == EXTI9_5_IRQChannel) || \
\r
108 (CHANNEL == TIM1_BRK_IRQChannel) || \
\r
109 (CHANNEL == TIM1_UP_IRQChannel) || \
\r
110 (CHANNEL == TIM1_TRG_COM_IRQChannel) || \
\r
111 (CHANNEL == TIM1_CC_IRQChannel) || \
\r
112 (CHANNEL == TIM2_IRQChannel) || \
\r
113 (CHANNEL == TIM3_IRQChannel) || \
\r
114 (CHANNEL == TIM4_IRQChannel) || \
\r
115 (CHANNEL == I2C1_EV_IRQChannel) || \
\r
116 (CHANNEL == I2C1_ER_IRQChannel) || \
\r
117 (CHANNEL == I2C2_EV_IRQChannel) || \
\r
118 (CHANNEL == I2C2_ER_IRQChannel) || \
\r
119 (CHANNEL == SPI1_IRQChannel) || \
\r
120 (CHANNEL == SPI2_IRQChannel) || \
\r
121 (CHANNEL == USART1_IRQChannel) || \
\r
122 (CHANNEL == USART2_IRQChannel) || \
\r
123 (CHANNEL == USART3_IRQChannel) || \
\r
124 (CHANNEL == EXTI15_10_IRQChannel) || \
\r
125 (CHANNEL == RTCAlarm_IRQChannel) || \
\r
126 (CHANNEL == USBWakeUp_IRQChannel))
\r
128 /* System Handlers -----------------------------------------------------------*/
\r
129 #define SystemHandler_NMI ((u32)0x00001F) /* NMI Handler */
\r
130 #define SystemHandler_HardFault ((u32)0x000000) /* Hard Fault Handler */
\r
131 #define SystemHandler_MemoryManage ((u32)0x043430) /* Memory Manage Handler */
\r
132 #define SystemHandler_BusFault ((u32)0x547931) /* Bus Fault Handler */
\r
133 #define SystemHandler_UsageFault ((u32)0x24C232) /* Usage Fault Handler */
\r
134 #define SystemHandler_SVCall ((u32)0x01FF40) /* SVCall Handler */
\r
135 #define SystemHandler_DebugMonitor ((u32)0x0A0080) /* Debug Monitor Handler */
\r
136 #define SystemHandler_PSV ((u32)0x02829C) /* PSV Handler */
\r
137 #define SystemHandler_SysTick ((u32)0x02C39A) /* SysTick Handler */
\r
139 #define IS_CONFIG_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_MemoryManage) || \
\r
140 (HANDLER == SystemHandler_BusFault) || \
\r
141 (HANDLER == SystemHandler_UsageFault))
\r
143 #define IS_PRIORITY_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_MemoryManage) || \
\r
144 (HANDLER == SystemHandler_BusFault) || \
\r
145 (HANDLER == SystemHandler_UsageFault) || \
\r
146 (HANDLER == SystemHandler_SVCall) || \
\r
147 (HANDLER == SystemHandler_DebugMonitor) || \
\r
148 (HANDLER == SystemHandler_PSV) || \
\r
149 (HANDLER == SystemHandler_SysTick))
\r
151 #define IS_GET_PENDING_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_MemoryManage) || \
\r
152 (HANDLER == SystemHandler_BusFault) || \
\r
153 (HANDLER == SystemHandler_SVCall))
\r
155 #define IS_SET_PENDING_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_NMI) || \
\r
156 (HANDLER == SystemHandler_PSV) || \
\r
157 (HANDLER == SystemHandler_SysTick))
\r
159 #define IS_CLEAR_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_PSV) || \
\r
160 (HANDLER == SystemHandler_SysTick))
\r
162 #define IS_GET_ACTIVE_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_MemoryManage) || \
\r
163 (HANDLER == SystemHandler_BusFault) || \
\r
164 (HANDLER == SystemHandler_UsageFault) || \
\r
165 (HANDLER == SystemHandler_SVCall) || \
\r
166 (HANDLER == SystemHandler_DebugMonitor) || \
\r
167 (HANDLER == SystemHandler_PSV) || \
\r
168 (HANDLER == SystemHandler_SysTick))
\r
170 #define IS_FAULT_SOURCE_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_HardFault) || \
\r
171 (HANDLER == SystemHandler_MemoryManage) || \
\r
172 (HANDLER == SystemHandler_BusFault) || \
\r
173 (HANDLER == SystemHandler_UsageFault) || \
\r
174 (HANDLER == SystemHandler_DebugMonitor))
\r
176 #define IS_FAULT_ADDRESS_SYSTEM_HANDLER(HANDLER) ((HANDLER == SystemHandler_MemoryManage) || \
\r
177 (HANDLER == SystemHandler_BusFault))
\r
180 /* Vector Table Base ---------------------------------------------------------*/
\r
181 #define NVIC_VectTab_RAM ((u32)0x20000000)
\r
182 #define NVIC_VectTab_FLASH ((u32)0x00000000)
\r
184 #define IS_NVIC_VECTTAB(VECTTAB) ((VECTTAB == NVIC_VectTab_RAM) || \
\r
185 (VECTTAB == NVIC_VectTab_FLASH))
\r
187 /* System Low Power ----------------------------------------------------------*/
\r
188 #define NVIC_LP_SEVONPEND ((u8)0x10)
\r
189 #define NVIC_LP_SLEEPDEEP ((u8)0x04)
\r
190 #define NVIC_LP_SLEEPONEXIT ((u8)0x02)
\r
192 #define IS_NVIC_LP(LP) ((LP == NVIC_LP_SEVONPEND) || \
\r
193 (LP == NVIC_LP_SLEEPDEEP) || \
\r
194 (LP == NVIC_LP_SLEEPONEXIT))
\r
196 /* Preemption Priority Group -------------------------------------------------*/
\r
197 #define NVIC_PriorityGroup_0 ((u32)0x700) /* 0 bits for pre-emption priority
\r
198 4 bits for subpriority */
\r
199 #define NVIC_PriorityGroup_1 ((u32)0x600) /* 1 bits for pre-emption priority
\r
200 3 bits for subpriority */
\r
201 #define NVIC_PriorityGroup_2 ((u32)0x500) /* 2 bits for pre-emption priority
\r
202 2 bits for subpriority */
\r
203 #define NVIC_PriorityGroup_3 ((u32)0x400) /* 3 bits for pre-emption priority
\r
204 1 bits for subpriority */
\r
205 #define NVIC_PriorityGroup_4 ((u32)0x300) /* 4 bits for pre-emption priority
\r
206 0 bits for subpriority */
\r
208 #define IS_NVIC_PRIORITY_GROUP(GROUP) ((GROUP == NVIC_PriorityGroup_0) || \
\r
209 (GROUP == NVIC_PriorityGroup_1) || \
\r
210 (GROUP == NVIC_PriorityGroup_2) || \
\r
211 (GROUP == NVIC_PriorityGroup_3) || \
\r
212 (GROUP == NVIC_PriorityGroup_4))
\r
214 #define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) (PRIORITY < 0x10)
\r
215 #define IS_NVIC_SUB_PRIORITY(PRIORITY) (PRIORITY < 0x10)
\r
216 #define IS_NVIC_OFFSET(OFFSET) (OFFSET < 0x3FFFFF)
\r
217 #define IS_NVIC_BASE_PRI(PRI) ((PRI > 0x00) && (PRI < 0x10))
\r
219 /* Exported macro ------------------------------------------------------------*/
\r
220 /* Exported functions ------------------------------------------------------- */
\r
221 void NVIC_DeInit(void);
\r
222 void NVIC_SCBDeInit(void);
\r
223 void NVIC_PriorityGroupConfig(u32 NVIC_PriorityGroup);
\r
224 void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);
\r
225 void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct);
\r
226 void NVIC_SETPRIMASK(void);
\r
227 void NVIC_RESETPRIMASK(void);
\r
228 void NVIC_SETFAULTMASK(void);
\r
229 void NVIC_RESETFAULTMASK(void);
\r
230 void NVIC_BASEPRICONFIG(u32 NewPriority);
\r
231 u32 NVIC_GetBASEPRI(void);
\r
232 u16 NVIC_GetCurrentPendingIRQChannel(void);
\r
233 ITStatus NVIC_GetIRQChannelPendingBitStatus(u8 NVIC_IRQChannel);
\r
234 void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel);
\r
235 void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel);
\r
236 u16 NVIC_GetCurrentActiveHandler(void);
\r
237 ITStatus NVIC_GetIRQChannelActiveBitStatus(u8 NVIC_IRQChannel);
\r
238 u32 NVIC_GetCPUID(void);
\r
239 void NVIC_SetVectorTable(u32 NVIC_VectTab, u32 Offset);
\r
240 void NVIC_GenerateSystemReset(void);
\r
241 void NVIC_GenerateCoreReset(void);
\r
242 void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState);
\r
243 void NVIC_SystemHandlerConfig(u32 SystemHandler, FunctionalState NewState);
\r
244 void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
\r
245 u8 SystemHandlerSubPriority);
\r
246 ITStatus NVIC_GetSystemHandlerPendingBitStatus(u32 SystemHandler);
\r
247 void NVIC_SetSystemHandlerPendingBit(u32 SystemHandler);
\r
248 void NVIC_ClearSystemHandlerPendingBit(u32 SystemHandler);
\r
249 ITStatus NVIC_GetSystemHandlerActiveBitStatus(u32 SystemHandler);
\r
250 u32 NVIC_GetFaultHandlerSources(u32 SystemHandler);
\r
251 u32 NVIC_GetFaultAddress(u32 SystemHandler);
\r
253 #endif /* __STM32F10x_NVIC_H */
\r
255 /******************* (C) COPYRIGHT 2007 STMicroelectronics *****END OF FILE****/
\r
projects / freertos / blob