1 /** ###################################################################
\r
2 ** THIS BEAN MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
\r
4 ** Project : RTOSDemo
\r
5 ** Processor : MC9S12C32CFU
\r
6 ** Beantype : MC9S12C32_80
\r
7 ** Version : Bean 01.002, Driver 01.09, CPU db: 2.87.276
\r
8 ** Compiler : Metrowerks HC12 C Compiler
\r
9 ** Date/Time : 17/05/2005, 08:36
\r
11 ** This bean "MC9S12C32_80" implements properties, methods,
\r
12 ** and events of the CPU.
\r
16 ** EnableInt - void Cpu_EnableInt(void);
\r
17 ** DisableInt - void Cpu_DisableInt(void);
\r
18 ** SetWaitMode - void Cpu_SetWaitMode(void);
\r
19 ** SetStopMode - void Cpu_SetStopMode(void);
\r
21 ** (c) Copyright UNIS, spol. s r.o. 1997-2002
\r
22 ** UNIS, spol. s r.o.
\r
26 ** http : www.processorexpert.com
\r
27 ** mail : info@processorexpert.com
\r
28 ** ###################################################################*/
\r
33 /* Active configuration define symbol */
\r
34 #define PEcfg_80pin 1
\r
36 /*Include shared modules, which are used for whole project*/
\r
37 #include "PE_Types.h"
\r
38 #include "PE_Error.h"
\r
39 #include "PE_Const.h"
\r
41 #include "PE_Timer.h"
\r
46 /* Global variables */
\r
47 extern volatile byte CCR_reg; /* Current CCR reegister */
\r
48 extern byte CpuMode; /* Current speed mode */
\r
51 #define Cpu_SetStopMode() __asm("STOP") /* Set STOP mode */
\r
53 ** ===================================================================
\r
54 ** Method : Cpu_SetStopMode (bean MC9S12C32_80)
\r
57 ** Set low power mode - Stop mode. For more information
\r
58 ** about the stop mode see documentation of this CPU.
\r
59 ** Parameters : None
\r
60 ** Returns : Nothing
\r
61 ** ===================================================================
\r
64 #define Cpu_SetWaitMode() __asm("WAIT") /* Set WAIT mode */
\r
66 ** ===================================================================
\r
67 ** Method : Cpu_SetWaitMode (bean MC9S12C32_80)
\r
70 ** Set low power mode - Wait mode. For more information
\r
71 ** about the wait mode see documentation of this CPU.
\r
72 ** Release from Watch mode: Reset or interrupt
\r
73 ** Parameters : None
\r
74 ** Returns : Nothing
\r
75 ** ===================================================================
\r
80 #define Cpu_DisableInt() __DI() /* Disable interrupts */
\r
82 ** ===================================================================
\r
83 ** Method : Cpu_DisableInt (bean MC9S12C32_80)
\r
86 ** Disable maskable interrupts
\r
87 ** Parameters : None
\r
88 ** Returns : Nothing
\r
89 ** ===================================================================
\r
92 #define Cpu_EnableInt() __EI() /* Enable interrupts */
\r
94 ** ===================================================================
\r
95 ** Method : Cpu_EnableInt (bean MC9S12C32_80)
\r
98 ** Enable maskable interrupts
\r
99 ** Parameters : None
\r
100 ** Returns : Nothing
\r
101 ** ===================================================================
\r
104 #pragma CODE_SEG __NEAR_SEG NON_BANKED /* Interrupt section for this module. Placement will be in NON_BANKED area. */
\r
106 __interrupt void Cpu_Interrupt(void);
\r
108 ** ===================================================================
\r
109 ** Method : Cpu_Interrupt (bean MC9S12C32_80)
\r
112 ** This method is internal. It is used by Processor Expert
\r
114 ** ===================================================================
\r
117 #pragma CODE_SEG DEFAULT /* Change code section to DEFAULT. */
\r
119 void PE_low_level_init(void);
\r
121 ** ===================================================================
\r
122 ** Method : PE_low_level_init (bean MC9S12C32_80)
\r
125 ** This method is internal. It is used by Processor Expert
\r
127 ** ===================================================================
\r
132 #endif /* ifndef __Cpu */
\r
134 ** ###################################################################
\r
136 ** This file was created by UNIS Processor Expert 03.33 for
\r
137 ** the Motorola HCS12 series of microcontrollers.
\r
139 ** ###################################################################
\r