2 FreeRTOS V8.2.2 - Copyright (C) 2015 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
13 ***************************************************************************
\r
14 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
15 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
16 >>! obliged to provide the source code for proprietary components !<<
\r
17 >>! outside of the FreeRTOS kernel. !<<
\r
18 ***************************************************************************
\r
20 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
21 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
22 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
23 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * FreeRTOS provides completely free yet professionally developed, *
\r
28 * robust, strictly quality controlled, supported, and cross *
\r
29 * platform software that is more than just the market leader, it *
\r
30 * is the industry's de facto standard. *
\r
32 * Help yourself get started quickly while simultaneously helping *
\r
33 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
34 * tutorial book, reference manual, or both: *
\r
35 * http://www.FreeRTOS.org/Documentation *
\r
37 ***************************************************************************
\r
39 http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading
\r
40 the FAQ page "My application does not run, what could be wrong?". Have you
\r
41 defined configASSERT()?
\r
43 http://www.FreeRTOS.org/support - In return for receiving this top quality
\r
44 embedded software for free we request you assist our global community by
\r
45 participating in the support forum.
\r
47 http://www.FreeRTOS.org/training - Investing in training allows your team to
\r
48 be as productive as possible as early as possible. Now you can receive
\r
49 FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
\r
50 Ltd, and the world's leading authority on the world's leading RTOS.
\r
52 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
53 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
54 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
56 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
57 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
59 http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
\r
60 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
61 licenses offer ticketed support, indemnification and commercial middleware.
\r
63 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
64 engineered and independently SIL3 certified version for use in safety and
\r
65 mission critical applications that require provable dependability.
\r
71 * This file contains the non-portable and therefore RX specific parts of the
\r
72 * IntQueue standard demo task - namely the configuration of the timers that
\r
73 * generate the interrupts and the interrupt entry points.
\r
76 /* Scheduler includes. */
\r
77 #include "FreeRTOS.h"
\r
80 /* Demo includes. */
\r
81 #include "IntQueueTimer.h"
\r
82 #include "IntQueue.h"
\r
84 #define tmrTIMER_0_1_FREQUENCY ( 2000UL )
\r
85 #define tmrTIMER_2_3_FREQUENCY ( 2301UL )
\r
87 void vInitialiseTimerForIntQueueTest( void )
\r
89 /* Ensure interrupts do not start until full configuration is complete. */
\r
90 portENTER_CRITICAL();
\r
92 /* Give write access. */
\r
93 SYSTEM.PRCR.WORD = 0xa502;
\r
95 /* Cascade two 8bit timer channels to generate the interrupts.
\r
96 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
\r
97 utilised for this test. */
\r
99 /* Enable the timers. */
\r
100 SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
\r
101 SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
\r
103 /* Enable compare match A interrupt request. */
\r
104 TMR0.TCR.BIT.CMIEA = 1;
\r
105 TMR2.TCR.BIT.CMIEA = 1;
\r
107 /* Clear the timer on compare match A. */
\r
108 TMR0.TCR.BIT.CCLR = 1;
\r
109 TMR2.TCR.BIT.CCLR = 1;
\r
111 /* Set the compare match value. */
\r
112 TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
113 TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
115 /* 16 bit operation ( count from timer 1,2 ). */
\r
116 TMR0.TCCR.BIT.CSS = 3;
\r
117 TMR2.TCCR.BIT.CSS = 3;
\r
119 /* Use PCLK as the input. */
\r
120 TMR1.TCCR.BIT.CSS = 1;
\r
121 TMR3.TCCR.BIT.CSS = 1;
\r
123 /* Divide PCLK by 8. */
\r
124 TMR1.TCCR.BIT.CKS = 2;
\r
125 TMR3.TCCR.BIT.CKS = 2;
\r
127 /* Enable TMR 0, 2 interrupts. */
\r
128 TMR0.TCR.BIT.CMIEA = 1;
\r
129 TMR2.TCR.BIT.CMIEA = 1;
\r
131 /* Set priority and enable interrupt. */
\r
132 ICU.SLIBXR128.BYTE = 3; /* Three is TMR0 compare match A. */
\r
133 IPR( PERIB, INTB128 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
\r
134 IEN( PERIB, INTB128 ) = 1;
\r
136 /* Ensure that the flag is set to 0, otherwise the interrupt will not be
\r
138 IR( PERIB, INTB128 ) = 0;
\r
140 /* Do the same for TMR2, but to vector 129. */
\r
141 ICU.SLIBXR129.BYTE = 9; /* Nine is TMR2 compare match A. */
\r
142 IPR( PERIB, INTB129 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2;
\r
143 IEN( PERIB, INTB129 ) = 1;
\r
144 IR( PERIB, INTB129 ) = 0;
\r
146 portEXIT_CRITICAL();
\r
148 /*-----------------------------------------------------------*/
\r
152 void vIntQTimerISR0( void ) __attribute__ ((interrupt));
\r
153 void vIntQTimerISR1( void ) __attribute__ ((interrupt));
\r
155 void vIntQTimerISR0( void )
\r
157 /* Enable interrupts to allow interrupt nesting. */
\r
158 __asm volatile( "setpsw i" );
\r
160 portYIELD_FROM_ISR( xFirstTimerHandler() );
\r
162 /*-----------------------------------------------------------*/
\r
164 void vIntQTimerISR1( void )
\r
166 /* Enable interrupts to allow interrupt nesting. */
\r
167 __asm volatile( "setpsw i" );
\r
169 portYIELD_FROM_ISR( xSecondTimerHandler() );
\r
172 #endif /* __GNUC__ */
\r
173 /*-----------------------------------------------------------*/
\r
177 #pragma vector = VECT_PERIB_INTB128
\r
178 __interrupt void vT0_1InterruptHandler( void )
\r
180 __enable_interrupt();
\r
181 portYIELD_FROM_ISR( xFirstTimerHandler() );
\r
183 /*-----------------------------------------------------------*/
\r
185 #pragma vector = VECT_PERIB_INTB129
\r
186 __interrupt void vT2_3InterruptHandler( void )
\r
188 __enable_interrupt();
\r
189 portYIELD_FROM_ISR( xSecondTimerHandler() );
\r
192 #endif /* __ICCRX__ */
\r