2 FreeRTOS V8.2.3 - Copyright (C) 2015 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.
\r
13 ***************************************************************************
\r
14 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
15 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
16 >>! obliged to provide the source code for proprietary components !<<
\r
17 >>! outside of the FreeRTOS kernel. !<<
\r
18 ***************************************************************************
\r
20 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
21 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
22 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
23 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * FreeRTOS provides completely free yet professionally developed, *
\r
28 * robust, strictly quality controlled, supported, and cross *
\r
29 * platform software that is more than just the market leader, it *
\r
30 * is the industry's de facto standard. *
\r
32 * Help yourself get started quickly while simultaneously helping *
\r
33 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
34 * tutorial book, reference manual, or both: *
\r
35 * http://www.FreeRTOS.org/Documentation *
\r
37 ***************************************************************************
\r
39 http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading
\r
40 the FAQ page "My application does not run, what could be wrong?". Have you
\r
41 defined configASSERT()?
\r
43 http://www.FreeRTOS.org/support - In return for receiving this top quality
\r
44 embedded software for free we request you assist our global community by
\r
45 participating in the support forum.
\r
47 http://www.FreeRTOS.org/training - Investing in training allows your team to
\r
48 be as productive as possible as early as possible. Now you can receive
\r
49 FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
\r
50 Ltd, and the world's leading authority on the world's leading RTOS.
\r
52 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
53 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
54 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
56 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
57 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
59 http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
\r
60 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
61 licenses offer ticketed support, indemnification and commercial middleware.
\r
63 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
64 engineered and independently SIL3 certified version for use in safety and
\r
65 mission critical applications that require provable dependability.
\r
71 * This file contains the non-portable and therefore RX specific parts of the
\r
72 * IntQueue standard demo task - namely the configuration of the timers that
\r
73 * generate the interrupts and the interrupt entry points.
\r
76 /* Scheduler includes. */
\r
77 #include "FreeRTOS.h"
\r
80 /* Demo includes. */
\r
81 #include "IntQueueTimer.h"
\r
82 #include "IntQueue.h"
\r
84 /* Hardware specifics. */
\r
85 #include "iodefine.h"
\r
87 #define tmrTIMER_0_1_FREQUENCY ( 2000UL )
\r
88 #define tmrTIMER_2_3_FREQUENCY ( 2407UL )
\r
90 void vInitialiseTimerForIntQueueTest( void )
\r
92 /* Ensure interrupts do not start until full configuration is complete. */
\r
93 portENTER_CRITICAL();
\r
95 /* Give write access. */
\r
96 SYSTEM.PRCR.WORD = 0xa502;
\r
98 /* Cascade two 8bit timer channels to generate the interrupts.
\r
99 8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
\r
100 utilised for this test. */
\r
102 /* Enable the timers. */
\r
103 SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
\r
104 SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
\r
106 /* Enable compare match A interrupt request. */
\r
107 TMR0.TCR.BIT.CMIEA = 1;
\r
108 TMR2.TCR.BIT.CMIEA = 1;
\r
110 /* Clear the timer on compare match A. */
\r
111 TMR0.TCR.BIT.CCLR = 1;
\r
112 TMR2.TCR.BIT.CCLR = 1;
\r
114 /* Set the compare match value. */
\r
115 TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
116 TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
\r
118 /* 16 bit operation ( count from timer 1,2 ). */
\r
119 TMR0.TCCR.BIT.CSS = 3;
\r
120 TMR2.TCCR.BIT.CSS = 3;
\r
122 /* Use PCLK as the input. */
\r
123 TMR1.TCCR.BIT.CSS = 1;
\r
124 TMR3.TCCR.BIT.CSS = 1;
\r
126 /* Divide PCLK by 8. */
\r
127 TMR1.TCCR.BIT.CKS = 2;
\r
128 TMR3.TCCR.BIT.CKS = 2;
\r
130 /* Enable TMR 0, 2 interrupts. */
\r
131 TMR0.TCR.BIT.CMIEA = 1;
\r
132 TMR2.TCR.BIT.CMIEA = 1;
\r
134 /* Set priority and enable interrupt. */
\r
135 ICU.SLIBXR128.BYTE = 3; /* Three is TMR0 compare match A. */
\r
136 IPR( PERIB, INTB128 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
\r
137 IEN( PERIB, INTB128 ) = 1;
\r
139 /* Ensure that the flag is set to 0, otherwise the interrupt will not be
\r
141 IR( PERIB, INTB128 ) = 0;
\r
143 /* Do the same for TMR2, but to vector 129. */
\r
144 ICU.SLIBXR129.BYTE = 9; /* Nine is TMR2 compare match A. */
\r
145 IPR( PERIB, INTB129 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 2;
\r
146 IEN( PERIB, INTB129 ) = 1;
\r
147 IR( PERIB, INTB129 ) = 0;
\r
149 portEXIT_CRITICAL();
\r
151 /*-----------------------------------------------------------*/
\r
153 #pragma interrupt ( Excep_PERIB_INTB128( vect = 128, enable ) )
\r
154 void Excep_PERIB_INTB128( void )
\r
156 portYIELD_FROM_ISR( xFirstTimerHandler() );
\r
158 /*-----------------------------------------------------------*/
\r
160 #pragma interrupt ( Excep_PERIB_INTB129( vect = 129, enable ) )
\r
161 void Excep_PERIB_INTB129( void )
\r
163 portYIELD_FROM_ISR( xSecondTimerHandler() );
\r